funkey/gpsp_libretro
1
0
Fork 0
mirror of https://github.com/FunKey-Project/gpsp_libretro.git synced 2026-03-24 12:53:04 +01:00
Code Issues Actions Packages Projects Releases Wiki Activity

Minor cleanup in ARM and MIPS

Browse Source 
Fix some small issues, mainly associated with undefined behaviour
expressions
This commit is contained in:
David Guillen Fandos
2021-02-12 21:47:35 +01:00
parent 2c6026cfe5
commit 8d52e613c7
4 changed files with 8 additions and 371 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
arm/arm_emit.h
View File

@@ -115,7 +115,7 @@ void execute_store_u32_safe(u32 address, u32 source);
#define reg_x4 ARMREG_R7
#define reg_x5 ARMREG_R8
#define mem_reg -1
#define mem_reg (~0U)
/*
@@ -157,7 +157,7 @@ r15: 0.091287% (-- 100.000000%)
*/
s32 arm_register_allocation[] =
u32 arm_register_allocation[] =
{
reg_x0, /* GBA r0 */
reg_x1, /* GBA r1 */
@@ -194,7 +194,7 @@ s32 arm_register_allocation[] =
mem_reg,
};
s32 thumb_register_allocation[] =
u32 thumb_register_allocation[] =
{
reg_x0, /* GBA r0 */
reg_x1, /* GBA r1 */
@@ -552,7 +552,7 @@ u32 arm_disect_imm_32bit(u32 imm, u32 *stores, u32 *rotations)
\
void generate_load_reg(u32 ireg, u32 reg_index) \
{ \
s32 load_src = arm_register_allocation[reg_index]; \
u32 load_src = arm_register_allocation[reg_index]; \
if(load_src != mem_reg) \
{ \
ARM_MOV_REG_REG(0, ireg, load_src); \
@@ -565,7 +565,7 @@ u32 arm_disect_imm_32bit(u32 imm, u32 *stores, u32 *rotations)
\
void generate_store_reg(u32 ireg, u32 reg_index) \
{ \
s32 store_dest = arm_register_allocation[reg_index]; \
u32 store_dest = arm_register_allocation[reg_index]; \
if(store_dest != mem_reg) \
{ \
ARM_MOV_REG_REG(0, store_dest, ireg); \
@@ -621,7 +621,7 @@ u32 arm_disect_imm_32bit(u32 imm, u32 *stores, u32 *rotations)
\
void generate_load_reg(u32 ireg, u32 reg_index) \
{ \
s32 load_src = thumb_register_allocation[reg_index]; \
u32 load_src = thumb_register_allocation[reg_index]; \
if(load_src != mem_reg) \
{ \
ARM_MOV_REG_REG(0, ireg, load_src); \
@@ -634,7 +634,7 @@ u32 arm_disect_imm_32bit(u32 imm, u32 *stores, u32 *rotations)
\
void generate_store_reg(u32 ireg, u32 reg_index) \
{ \
s32 store_dest = thumb_register_allocation[reg_index]; \
u32 store_dest = thumb_register_allocation[reg_index]; \
if(store_dest != mem_reg) \
{ \
ARM_MOV_REG_REG(0, store_dest, ireg); \

25
arm/arm_stub.S
View File

@@ -939,31 +939,6 @@ _execute_patch_bios_protect:
str r0, [r1, #-REG_BASE_OFFSET]
bx lr
#define save_reg_scratch(reg) ;\
ldr r2, [reg_base, #(REG_BASE_OFFSET + (reg * 4))] ;\
str r2, [reg_base, #(REG_BASE_OFFSET + (reg * 4) + 128)] ;\
#define restore_reg_scratch(reg) ;\
ldr r2, [reg_base, #(REG_BASE_OFFSET + (reg * 4) + 128)] ;\
str r2, [reg_base, #(REG_BASE_OFFSET + (reg * 4))] ;\
#define scratch_regs_thumb(type) ;\
type##_reg_scratch(0) ;\
type##_reg_scratch(1) ;\
type##_reg_scratch(2) ;\
type##_reg_scratch(3) ;\
type##_reg_scratch(4) ;\
type##_reg_scratch(5) ;\
#define scratch_regs_arm(type) ;\
type##_reg_scratch(0) ;\
type##_reg_scratch(1) ;\
type##_reg_scratch(6) ;\
type##_reg_scratch(9) ;\
type##_reg_scratch(12) ;\
type##_reg_scratch(14) ;\
.pool
.comm memory_map_read 0x8000