190 lines
4.3 KiB
C
190 lines
4.3 KiB
C
#include <stdlib.h>
|
|
#include <stdint.h>
|
|
#include <avr/io.h>
|
|
#include <avr/wdt.h>
|
|
#include <util/delay.h> /* for _delay_ms() */
|
|
|
|
|
|
#include "sram.h"
|
|
#include "uart.h"
|
|
#include "debug.h"
|
|
|
|
|
|
void system_init(void)
|
|
{
|
|
/*-------------------------------------------------*/
|
|
|
|
DDRA = 0x00;
|
|
PORTA = 0x00;
|
|
|
|
/*-------------------------------------------------*/
|
|
|
|
DDRC |= ( (1 << AVR_ADDR_LATCH_PIN)
|
|
| (1 << AVR_ADDR_SCK_PIN)
|
|
| (1 << AVR_ADDR_SER_PIN)
|
|
| (1 << AVR_ADDR_LOAD_PIN)
|
|
| (1 << AVR_ADDR_DOWN_PIN)
|
|
| (1 << AVR_ADDR_UP_PIN));
|
|
|
|
DDRC &= ~ (1 << SNES_WR_PIN);
|
|
|
|
PORTC &= ~((1 << AVR_ADDR_LATCH_PIN)
|
|
| (1 << AVR_ADDR_SCK_PIN));
|
|
|
|
|
|
PORTC |= ( (1 << AVR_ADDR_DOWN_PIN)
|
|
| (1 << AVR_ADDR_UP_PIN)
|
|
| (1 << AVR_ADDR_LOAD_PIN)
|
|
| (1 << SNES_WR_PIN));
|
|
/*-------------------------------------------------*/
|
|
|
|
DDRB |= ( (1 << AVR_RD_PIN)
|
|
| (1 << AVR_WR_PIN)
|
|
| (1 << AVR_CS_PIN)
|
|
| (1 << SNES_IRQ_PIN));
|
|
|
|
PORTB |= ( (1 << AVR_RD_PIN)
|
|
| (1 << AVR_WR_PIN)
|
|
| (1 << AVR_CS_PIN)
|
|
| (1 << SNES_IRQ_PIN));
|
|
/*-------------------------------------------------*/
|
|
|
|
|
|
DDRD |= ( (1 << AVR_SNES_SW_PIN)
|
|
| (1 << HI_LOROM_SW_PIN)
|
|
| (1 << SNES_WR_EN_PIN));
|
|
|
|
PORTD |= (1 << HI_LOROM_SW_PIN);
|
|
|
|
PORTD &= ~((1 << AVR_SNES_SW_PIN)
|
|
| (1 << SNES_WR_EN_PIN));
|
|
/*-------------------------------------------------*/
|
|
|
|
|
|
}
|
|
|
|
|
|
void sreg_set(uint32_t addr)
|
|
{
|
|
uint8_t i = 24;
|
|
printf("sreg addr=0x%08lx ",addr);
|
|
while(i--) {
|
|
if ((addr & ( 1L << i))){
|
|
printf("1");
|
|
AVR_ADDR_SER_PORT |= ( 1 << AVR_ADDR_SER_PIN);
|
|
} else {
|
|
AVR_ADDR_SER_PORT &= ~( 1 << AVR_ADDR_SER_PIN);
|
|
printf("0");
|
|
|
|
}
|
|
AVR_ADDR_SCK_PORT |= (1 << AVR_ADDR_SCK_PIN);
|
|
AVR_ADDR_SCK_PORT &= ~(1 << AVR_ADDR_SCK_PIN);
|
|
}
|
|
printf("\n");
|
|
AVR_ADDR_LATCH_PORT |= (1 << AVR_ADDR_LATCH_PIN);
|
|
AVR_ADDR_LATCH_PORT &= ~(1 << AVR_ADDR_LATCH_PIN);
|
|
|
|
counter_load();
|
|
|
|
}
|
|
|
|
|
|
|
|
uint8_t sram_read(uint32_t addr)
|
|
{
|
|
uint8_t byte;
|
|
|
|
avr_data_in();
|
|
|
|
AVR_WR_PORT |= (1 << AVR_WR_PIN);
|
|
AVR_RD_PORT |= (1 << AVR_RD_PIN);
|
|
AVR_CS_PORT &= ~(1 << AVR_CS_PIN);
|
|
_delay_ms(1);
|
|
|
|
sreg_set(addr);
|
|
|
|
AVR_RD_PORT &= ~(1 << AVR_RD_PIN);
|
|
|
|
asm volatile ("nop");
|
|
asm volatile ("nop");
|
|
asm volatile ("nop");
|
|
asm volatile ("nop");
|
|
asm volatile ("nop");
|
|
asm volatile ("nop");
|
|
asm volatile ("nop");
|
|
asm volatile ("nop");
|
|
|
|
byte = AVR_DATA_PIN;
|
|
#if 0
|
|
printf("read %x\n",byte);
|
|
while(1)
|
|
wdt_reset();
|
|
#endif
|
|
AVR_RD_PORT |= (1 << AVR_RD_PIN);
|
|
|
|
AVR_CS_PORT |= (1 << AVR_CS_PIN);
|
|
|
|
avr_data_in();
|
|
return byte;
|
|
|
|
}
|
|
|
|
void sram_write(uint32_t addr, uint8_t data)
|
|
{
|
|
avr_data_out();
|
|
|
|
AVR_CS_PORT &= ~(1 << AVR_CS_PIN);
|
|
AVR_WR_PORT |= (1 << AVR_WR_PIN);
|
|
AVR_RD_PORT |= (1 << AVR_RD_PIN);
|
|
|
|
sreg_set(addr);
|
|
|
|
AVR_WR_PORT &= ~(1 << AVR_WR_PIN);
|
|
AVR_DATA_PORT = data;
|
|
|
|
AVR_WR_PORT |= (1 << AVR_WR_PIN);
|
|
AVR_CS_PORT |= (1 << AVR_CS_PIN);
|
|
|
|
avr_data_in();
|
|
}
|
|
|
|
|
|
void sram_clear(uint32_t addr, uint32_t len)
|
|
{
|
|
|
|
uint32_t i;
|
|
for (i = addr; i < (addr + len); i++) {
|
|
if (0 == i % 0xfff)
|
|
printf("sram_clear %lx\n\r", i);
|
|
sram_write(i, 0x00);
|
|
}
|
|
}
|
|
|
|
void sram_copy(uint32_t addr, uint8_t * src, uint32_t len)
|
|
{
|
|
|
|
uint32_t i;
|
|
uint8_t *ptr = src;
|
|
for (i = addr; i < (addr + len); i++)
|
|
sram_write(i, *ptr++);
|
|
}
|
|
|
|
void sram_read_buffer(uint32_t addr, uint8_t * dst, uint32_t len)
|
|
{
|
|
|
|
uint32_t i;
|
|
uint8_t *ptr = dst;
|
|
for (i = addr; i < (addr + len); i++) {
|
|
*ptr = sram_read(i);
|
|
ptr++;
|
|
}
|
|
}
|
|
uint8_t sram_check(uint8_t * buffer, uint32_t len)
|
|
{
|
|
uint16_t cnt;
|
|
for (cnt = 0; cnt < len; cnt++)
|
|
if (buffer[cnt])
|
|
return 1;
|
|
return 0;
|
|
}
|