godzil/sd2snes
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Firmware: re-enable bootloader logging

Browse Source
This commit is contained in:
Maximilian Rehkopf 2011-08-17 00:09:44 +02:00
parent 8647a252c4
commit 1eaa0b9c5e
5 changed files with 12 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/bootldr/Makefile
View File

@ -55,7 +55,7 @@ TARGET = $(OBJDIR)/sd2snes_bootldr
# List C source files here. (C dependencies are automatically generated.) # List C source files here. (C dependencies are automatically generated.)
SRC = timer.c main.c ff.c clock.c uart.c power.c led.c faulthandler.c crc16.c crc32.c sdnative.c fileops.c iap.c printf.c SRC = timer.c main.c ff.c clock.c uart.c power.c led.c faulthandler.c crc32.c sdnative.c fileops.c iap.c printf.c
# usbcontrol.c usb_hid.c usbhw_lpc.c usbinit.c usbstdreq.c # usbcontrol.c usb_hid.c usbhw_lpc.c usbinit.c usbstdreq.c

12
src/bootldr/config.h
View File

@ -1,11 +1,11 @@
#ifndef _CONFIG_H #ifndef _CONFIG_H
#define _CONFIG_H #define _CONFIG_H
#define DEBUG_BL
// #define DEBUG_SD // #define DEBUG_SD
// #define DEBUG_IRQ // #define DEBUG_IRQ
// #define DEBUG_MSU1
// #define DEBUG_UART #define DEBUG_UART
#ifdef DEBUG_UART #ifdef DEBUG_UART
#define DBG_UART #define DBG_UART
@ -13,9 +13,13 @@
#define DBG_UART while(0) #define DBG_UART while(0)
#endif #endif
#ifdef DEBUG_BL
#define DBG_BL
#else
#define DBG_BL while(0) #define DBG_BL while(0)
#endif
#define FW_START (0x00002000L) #define FW_START (0x00003000L)
#define FLASH_SECTORS (17) #define FLASH_SECTORS (17)
@ -52,7 +56,7 @@
#define CONFIG_UART_PCLKDIV 1 #define CONFIG_UART_PCLKDIV 1
#define CONFIG_UART_TX_BUF_SHIFT 8 #define CONFIG_UART_TX_BUF_SHIFT 8
#define CONFIG_UART_BAUDRATE 921600 #define CONFIG_UART_BAUDRATE 921600
//#define CONFIG_UART_DEADLOCKABLE #define CONFIG_UART_DEADLOCKABLE
#define SSP_CLK_DIVISOR_FAST 2 #define SSP_CLK_DIVISOR_FAST 2
#define SSP_CLK_DIVISOR_SLOW 250 #define SSP_CLK_DIVISOR_SLOW 250

2
src/bootldr/lpc1754.cfg
View File

@ -26,7 +26,7 @@ if { [info exists CPUTAPID ] } {
} }
#delays on reset lines #delays on reset lines
adapter_nsrst_delay 200 #adapter_nsrst_delay 200
jtag_ntrst_delay 200 jtag_ntrst_delay 200
# LPC2000 & LPC1700 -> SRST causes TRST # LPC2000 & LPC1700 -> SRST causes TRST

2
src/bootldr/lpc1754boot.ld
View File

@ -10,7 +10,7 @@ ENTRY(_start)
MEMORY MEMORY
{ {
flash (rx) : ORIGIN = 0x00000000, LENGTH = 0x02000 flash (rx) : ORIGIN = 0x00000000, LENGTH = 0x03000
ram (rwx) : ORIGIN = 0x10000000, LENGTH = 0x03fe0 /* leave room for IAP */ ram (rwx) : ORIGIN = 0x10000000, LENGTH = 0x03fe0 /* leave room for IAP */
ahbram (rwx) : ORIGIN = 0x2007C000, LENGTH = 0x04000 ahbram (rwx) : ORIGIN = 0x2007C000, LENGTH = 0x04000
} }

2
src/bootldr/openocd-usb.cfg
View File

@ -9,4 +9,4 @@ ft2232_vid_pid 0x0403 0x6010
ft2232_device_desc "Dual RS232" ft2232_device_desc "Dual RS232"
ft2232_layout "oocdlink" ft2232_layout "oocdlink"
ft2232_latency 2 ft2232_latency 2
adapter_khz 10 #adapter_khz 10