Firmware: tweak clock
This commit is contained in:
parent
986e37ee06
commit
8f67e742f7
@ -48,9 +48,10 @@ void clock_init() {
|
|||||||
*/
|
*/
|
||||||
enableMainOsc();
|
enableMainOsc();
|
||||||
setClkSrc(CLKSRC_MAINOSC);
|
setClkSrc(CLKSRC_MAINOSC);
|
||||||
setPLL0MultPrediv(429, 19);
|
// XXX setPLL0MultPrediv(429, 19);
|
||||||
|
setPLL0MultPrediv(23, 2);
|
||||||
enablePLL0();
|
enablePLL0();
|
||||||
setCCLKDiv(6);
|
setCCLKDiv(3);
|
||||||
connectPLL0();
|
connectPLL0();
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|||||||
12
src/config.h
12
src/config.h
@ -3,12 +3,11 @@
|
|||||||
|
|
||||||
// #define DEBUG_SD
|
// #define DEBUG_SD
|
||||||
// #define DEBUG_IRQ
|
// #define DEBUG_IRQ
|
||||||
#define DEBUG_MSU1
|
// #define DEBUG_MSU1
|
||||||
|
|
||||||
#define VER "0.0.1(NSFW)"
|
#define VER "0.0.1(NSFW)"
|
||||||
#define IN_AHBRAM __attribute__ ((section(".ahbram")))
|
#define IN_AHBRAM __attribute__ ((section(".ahbram")))
|
||||||
|
|
||||||
|
|
||||||
#define SD_DT_INT_SETUP() do {\
|
#define SD_DT_INT_SETUP() do {\
|
||||||
BITBAND(LPC_GPIOINT->IO2IntEnR, SD_DT_BIT) = 1;\
|
BITBAND(LPC_GPIOINT->IO2IntEnR, SD_DT_BIT) = 1;\
|
||||||
BITBAND(LPC_GPIOINT->IO2IntEnF, SD_DT_BIT) = 1;\
|
BITBAND(LPC_GPIOINT->IO2IntEnF, SD_DT_BIT) = 1;\
|
||||||
@ -32,13 +31,14 @@
|
|||||||
// #define SD_CHANGE_VECT
|
// #define SD_CHANGE_VECT
|
||||||
// #define CONFIG_SD_DATACRC 1
|
// #define CONFIG_SD_DATACRC 1
|
||||||
|
|
||||||
|
|
||||||
#define CONFIG_UART_NUM 3
|
#define CONFIG_UART_NUM 3
|
||||||
#define CONFIG_CPU_FREQUENCY 90315789
|
// #define CONFIG_CPU_FREQUENCY 90315789
|
||||||
|
#define CONFIG_CPU_FREQUENCY 92000000
|
||||||
|
//#define CONFIG_CPU_FREQUENCY 46000000
|
||||||
#define CONFIG_UART_PCLKDIV 1
|
#define CONFIG_UART_PCLKDIV 1
|
||||||
#define CONFIG_UART_TX_BUF_SHIFT 5
|
#define CONFIG_UART_TX_BUF_SHIFT 10
|
||||||
#define CONFIG_UART_BAUDRATE 921600
|
#define CONFIG_UART_BAUDRATE 921600
|
||||||
#define CONFIG_UART_DEADLOCKABLE
|
//#define CONFIG_UART_DEADLOCKABLE
|
||||||
|
|
||||||
#define SSP_CLK_DIVISOR_FAST 2
|
#define SSP_CLK_DIVISOR_FAST 2
|
||||||
#define SSP_CLK_DIVISOR_SLOW 250
|
#define SSP_CLK_DIVISOR_SLOW 250
|
||||||
|
|||||||
Loading…
x
Reference in New Issue
Block a user