godzil/sd2snes
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

pcb wip

Browse Source
This commit is contained in:
ikari 2010-05-16 01:45:53 +02:00
parent fcd2744c07
commit afa9943240
13 changed files with 29 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
pcb/kicad/fpga.bak
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 16 May 2010 01:07:37 AM CEST EESchema Schematic File Version 2 date Sun 16 May 2010 01:44:43 AM CEST
LIBS:power LIBS:power
LIBS:device LIBS:device
LIBS:transistors LIBS:transistors

2
pcb/kicad/fpga.sch
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 16 May 2010 01:08:34 AM CEST EESchema Schematic File Version 2 date Sun 16 May 2010 01:45:32 AM CEST
LIBS:power LIBS:power
LIBS:device LIBS:device
LIBS:transistors LIBS:transistors

14
pcb/kicad/mcu.bak
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 16 May 2010 01:07:37 AM CEST EESchema Schematic File Version 2 date Sun 16 May 2010 01:44:43 AM CEST
LIBS:power LIBS:power
LIBS:device LIBS:device
LIBS:transistors LIBS:transistors
@ -53,8 +53,8 @@ Comment2 ""
Comment3 "" Comment3 ""
Comment4 "" Comment4 ""
$EndDescr $EndDescr
Text GLabel 2500 4200 0 50 Output ~ 0 Wire Wire Line
PROG_B 6500 4500 6800 4500
Wire Wire Line Wire Wire Line
3000 4200 2500 4200 3000 4200 2500 4200
Wire Wire Line Wire Wire Line
@ -234,6 +234,10 @@ Wire Wire Line
6500 3300 6800 3300 6500 3300 6800 3300
Wire Wire Line Wire Wire Line
6800 3800 6500 3800 6800 3800 6500 3800
Wire Wire Line
6500 4400 6800 4400
Text GLabel 2500 4200 0 50 Output ~ 0
PROG_B
Text GLabel 6800 3200 2 50 Output ~ 0 Text GLabel 6800 3200 2 50 Output ~ 0
FPGA_CLK FPGA_CLK
Text GLabel 6800 3300 2 50 Output ~ 0 Text GLabel 6800 3300 2 50 Output ~ 0
@ -260,7 +264,7 @@ F 1 "SD_CARD" H 9450 3750 60 0000 C CNN
$EndComp $EndComp
Text GLabel 2500 2600 0 50 3State ~ 0 Text GLabel 2500 2600 0 50 3State ~ 0
SNES_/RESET SNES_/RESET
Text GLabel 6800 2500 2 50 Output ~ 0 Text GLabel 6800 2400 2 50 Output ~ 0
CIC_MCLR CIC_MCLR
$Comp $Comp
L GND #PWR040 L GND #PWR040
@ -336,7 +340,7 @@ F 1 "22p" H 950 6500 50 0000 L CNN
$EndComp $EndComp
Text GLabel 2500 4000 0 50 Input ~ 0 Text GLabel 2500 4000 0 50 Input ~ 0
INIT_B+MCU_/IRQ INIT_B+MCU_/IRQ
Text GLabel 6800 2400 2 50 Input ~ 0 Text GLabel 6800 2500 2 50 Input ~ 0
CIC_STATUS CIC_STATUS
$Comp $Comp
L GND #PWR044 L GND #PWR044

12
pcb/kicad/mcu.sch
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 16 May 2010 01:08:34 AM CEST EESchema Schematic File Version 2 date Sun 16 May 2010 01:45:32 AM CEST
LIBS:power LIBS:power
LIBS:device LIBS:device
LIBS:transistors LIBS:transistors
@ -53,8 +53,10 @@ Comment2 ""
Comment3 "" Comment3 ""
Comment4 "" Comment4 ""
$EndDescr $EndDescr
Text GLabel 2500 4200 0 50 Output ~ 0 Text Notes 6850 4500 0 50 ~ 0
PROG_B LEDs
Wire Wire Line
6500 4500 6800 4500
Wire Wire Line Wire Wire Line
3000 4200 2500 4200 3000 4200 2500 4200
Wire Wire Line Wire Wire Line
@ -234,6 +236,10 @@ Wire Wire Line
6500 3300 6800 3300 6500 3300 6800 3300
Wire Wire Line Wire Wire Line
6800 3800 6500 3800 6800 3800 6500 3800
Wire Wire Line
6500 4400 6800 4400
Text GLabel 2500 4200 0 50 Output ~ 0
PROG_B
Text GLabel 6800 3200 2 50 Output ~ 0 Text GLabel 6800 3200 2 50 Output ~ 0
FPGA_CLK FPGA_CLK
Text GLabel 6800 3300 2 50 Output ~ 0 Text GLabel 6800 3300 2 50 Output ~ 0

2
pcb/kicad/memory.sch
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 16 May 2010 01:08:34 AM CEST EESchema Schematic File Version 2 date Sun 16 May 2010 01:45:32 AM CEST
LIBS:power LIBS:power
LIBS:device LIBS:device
LIBS:transistors LIBS:transistors

2
pcb/kicad/pwr_misc.bak
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 16 May 2010 01:07:37 AM CEST EESchema Schematic File Version 2 date Sun 16 May 2010 01:44:43 AM CEST
LIBS:power LIBS:power
LIBS:device LIBS:device
LIBS:transistors LIBS:transistors

2
pcb/kicad/pwr_misc.sch
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 16 May 2010 01:08:34 AM CEST EESchema Schematic File Version 2 date Sun 16 May 2010 01:45:32 AM CEST
LIBS:power LIBS:power
LIBS:device LIBS:device
LIBS:transistors LIBS:transistors

2
pcb/kicad/sd2snes-cache.bak
View File

@ -1,4 +1,4 @@
EESchema-LIBRARY Version 2.3 Date: Sun 16 May 2010 01:07:37 AM CEST EESchema-LIBRARY Version 2.3 Date: Sun 16 May 2010 01:44:43 AM CEST
# #
# +1.2V # +1.2V
# #

2
pcb/kicad/sd2snes-cache.lib
View File

@ -1,4 +1,4 @@
EESchema-LIBRARY Version 2.3 Date: Sun 16 May 2010 01:08:34 AM CEST EESchema-LIBRARY Version 2.3 Date: Sun 16 May 2010 01:45:32 AM CEST
# #
# +1.2V # +1.2V
# #

2
pcb/kicad/sd2snes.bak
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 16 May 2010 01:07:37 AM CEST EESchema Schematic File Version 2 date Sun 16 May 2010 01:44:43 AM CEST
LIBS:power LIBS:power
LIBS:device LIBS:device
LIBS:transistors LIBS:transistors

2
pcb/kicad/sd2snes.sch
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 16 May 2010 01:08:34 AM CEST EESchema Schematic File Version 2 date Sun 16 May 2010 01:45:32 AM CEST
LIBS:power LIBS:power
LIBS:device LIBS:device
LIBS:transistors LIBS:transistors

2
pcb/kicad/snesslot.bak
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 16 May 2010 01:07:37 AM CEST EESchema Schematic File Version 2 date Sun 16 May 2010 01:44:43 AM CEST
LIBS:power LIBS:power
LIBS:device LIBS:device
LIBS:transistors LIBS:transistors

2
pcb/kicad/snesslot.sch
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 16 May 2010 01:08:34 AM CEST EESchema Schematic File Version 2 date Sun 16 May 2010 01:45:32 AM CEST
LIBS:power LIBS:power
LIBS:device LIBS:device
LIBS:transistors LIBS:transistors