godzil/sd2snes
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

pcb wip

Browse Source
This commit is contained in:
ikari 2010-05-15 17:57:56 +02:00
parent 04df6b13b7
commit bab88dc740
22 changed files with 4107 additions and 3534 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2580
pcb/kicad/$savepcb.brd
View File

File diff suppressed because it is too large Load Diff

4
pcb/kicad/fpga.bak
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sat 15 May 2010 02:03:08 AM CEST
EESchema Schematic File Version 2 date Sat 15 May 2010 04:01:11 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -45,7 +45,7 @@ EELAYER END
$Descr A3 16535 11700
Sheet 6 6
Title "sd2snes Mark II"
Date "14 may 2010"
Date "15 may 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""

4
pcb/kicad/fpga.sch
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sat 15 May 2010 02:07:58 AM CEST
EESchema Schematic File Version 2 date Sat 15 May 2010 04:06:22 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -45,7 +45,7 @@ EELAYER END
$Descr A3 16535 11700
Sheet 6 6
Title "sd2snes Mark II"
Date "14 may 2010"
Date "15 may 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""

8
pcb/kicad/libs/double_sch_kcom.dcm Normal file
View File

@ -0,0 +1,8 @@
EESchema-DOCLIB Version 2.0 Date: Sun 28 Mar 2010 12:52:49 PM CEST
#
$CMP DOUBLE_SCH_KCOM2
D Double diode Shottky Cathodes communes
K DEV DIODE
$ENDCMP
#
#End Doc Library

21
pcb/kicad/libs/double_sch_kcom.lib Normal file
View File

@ -0,0 +1,21 @@
EESchema-LIBRARY Version 2.3 Date: Sun 28 Mar 2010 12:52:49 PM CEST
#
# DOUBLE_SCH_KCOM2
#
DEF DOUBLE_SCH_KCOM2 D 0 30 Y N 1 F N
F0 "D" 150 -125 60 H V C CNN
F1 "DOUBLE_SCH_KCOM2" 0 150 60 H V C CNN
DRAW
P 2 0 1 0 0 0 0 -100 N
P 3 0 1 10 -50 0 50 0 50 0 N
P 5 0 1 10 -50 0 -150 50 -150 -50 -50 0 -50 0 N
P 5 0 1 10 60 0 150 -50 150 50 50 0 50 0 N
P 7 0 1 10 25 25 25 50 50 50 50 -50 75 -50 75 -25 75 -25 N
P 8 0 1 10 -25 25 -25 50 -50 50 -50 -50 -75 -50 -75 -25 -75 -25 -75 -25 N
X Anode 1 -400 0 250 R 40 40 0 1 P
X cathode 2 400 0 250 L 40 40 0 1 P
X AK 3 0 -200 100 U 40 40 0 1 P
ENDDRAW
ENDDEF
#
#End Library

86
pcb/kicad/libs/mypackages.bak
View File

@ -1,4 +1,4 @@
PCBNEW-LibModule-V1 Wed 24 Mar 2010 11:35:30 PM CET
PCBNEW-LibModule-V1 Sat 15 May 2010 01:23:06 PM CEST
$INDEX
TSSOP48
PQFP208_ALTPADS
@ -8,6 +8,8 @@ VFBGA48
VFBGA54
VFBGA36
TSSOP10
CP_TANTAL_SMD_D
BT_KEYSTONE_1059_20MM
$EndINDEX
$MODULE TSSOP48
Po 0 0 0 15 4B6E17E6 00000000 ~~
@ -3485,7 +3487,7 @@ $MODULE TSSOP10
Po 0 0 0 15 00000000 00000000 ~~
Li TSSOP10
Sc 00000000
AR
AR
Op 0 0 0
T0 0 0 600 600 0 120 N V 21 N"Test"
T1 0 0 600 600 0 120 N V 21 N"VAL**"
@ -3564,4 +3566,84 @@ Ne 0 ""
Po -393 -885
$EndPAD
$EndMODULE TSSOP10
$MODULE CP_TANTAL_SMD_D
Po 0 0 0 15 00000000 00000000 ~~
Li CP_TANTAL_SMD_D
Sc 00000000
AR
Op 0 0 0
T0 0 0 600 600 0 120 N V 21 N"Test"
T1 0 0 600 600 0 120 N V 21 N"VAL**"
DS 1437 -866 1437 -730 122 21
DS 1437 730 1437 866 122 21
DS 1437 866 -1437 866 122 21
DS -1437 -866 -1437 -730 122 21
DS -1437 730 -1437 866 122 21
DS 1437 -866 -1437 -866 122 21
DS -1070 -866 -1070 -730 122 21
DS -1070 730 -1070 866 122 21
$PAD
Sh "1" R 1102 905 0 0 900
Dr 0 0 -452
At SMD N 00888000
Ne 0 ""
Po -787 0
$EndPAD
$PAD
Sh "2" R 1102 905 0 0 2700
Dr 0 0 -452
At SMD N 00888000
Ne 0 ""
Po 787 0
$EndPAD
$EndMODULE CP_TANTAL_SMD_D
$MODULE BT_KEYSTONE_1059_20MM
Po 0 0 0 15 4BEE8415 00000000 ~~
Li BT_KEYSTONE_1059_20MM
Sc 00000000
AR
Op 0 0 0
T0 0 0 300 300 0 60 N V 21 N"BT_KEYSTONE_1059_20MM"
T1 0 0 300 300 0 60 N V 21 N"VAL**"
DS 3583 2677 4134 2677 40 21
DS 3858 2402 3858 2953 40 21
DS -3858 -2953 -3858 -2402 40 21
DC 3858 2677 4134 2953 40 21
DC -3858 -2677 -3465 -2677 40 21
DC 0 0 3976 0 40 21
DS -5591 1339 -4331 1339 40 21
DS -4331 1339 -4331 3150 40 21
DS -4331 3150 4331 3150 40 21
DS 4331 3150 4331 1339 40 21
DS 4331 1339 5591 1339 40 21
DS 5591 1339 5591 -1339 40 21
DS 5591 -1339 4331 -1339 40 21
DS 4331 -1339 4331 -2756 40 21
DS 4331 -2756 3937 -3150 40 21
DS 3937 -3150 -4331 -3150 40 21
DS -4331 -3150 -4331 -1339 40 21
DS -4331 -1339 -5591 -1339 40 21
DS -5591 -1339 -5591 1339 40 21
$PAD
Sh "2" C 620 620 0 0 0
Dr 380 0 0
At STD N 00F0FFFF
Ne 0 ""
Po -5300 0
$EndPAD
$PAD
Sh "1" C 620 620 0 0 0
Dr 380 0 0
At STD N 00F0FFFF
Ne 0 ""
Po 5300 -500
$EndPAD
$PAD
Sh "1" C 620 620 0 0 0
Dr 380 0 0
At STD N 00F0FFFF
Ne 0 ""
Po 5300 500
$EndPAD
$EndMODULE BT_KEYSTONE_1059_20MM
$EndLIBRARY

2
pcb/kicad/libs/mypackages.mdc
View File

@ -1,4 +1,4 @@
PCBNEW-LibDoc----V1 Thu 25 Mar 2010 10:48:20 PM CET
PCBNEW-LibDoc----V1 Sat 15 May 2010 04:26:03 PM CEST
#
$MODULE PQFP208_ALTPADS
Li PQFP208_ALTPADS

838
pcb/kicad/libs/mypackages.mod
View File

@ -1,4 +1,4 @@
PCBNEW-LibModule-V1 Thu 25 Mar 2010 10:48:20 PM CET
PCBNEW-LibModule-V1 Sat 15 May 2010 04:26:03 PM CEST
$INDEX
TSSOP48
PQFP208_ALTPADS
@ -9,6 +9,7 @@ VFBGA54
VFBGA36
TSSOP10
CP_TANTAL_SMD_D
BT_KEYSTONE_1059_20MM
$EndINDEX
$MODULE TSSOP48
Po 0 0 0 15 4B6E17E6 00000000 ~~
@ -2474,398 +2475,6 @@ Ne 0 ""
Po -2755 1870
$EndPAD
$EndMODULE LQFP80-.5
$MODULE VFBGA54
Po 0 0 0 15 00000000 00000000 ~~
Li VFBGA54
Sc 00000000
AR
Op 0 0 0
T0 0 0 600 600 0 120 N V 21 N"Test"
T1 0 0 600 600 0 120 N V 21 N"VAL**"
DS -1968 -1574 1968 -1574 47 21
DS 1968 -1574 1968 1574 47 21
DS -1968 1574 1968 1574 47 21
DS -1968 -1574 -1968 1574 47 21
DS -1968 1433 -1826 1574 47 21
$PAD
Sh "A1" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -1181 738
$EndPAD
$PAD
Sh "B1" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -885 738
$EndPAD
$PAD
Sh "C1" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -590 738
$EndPAD
$PAD
Sh "D1" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -295 738
$EndPAD
$PAD
Sh "E1" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 0 738
$EndPAD
$PAD
Sh "F1" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 295 738
$EndPAD
$PAD
Sh "G1" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 590 738
$EndPAD
$PAD
Sh "H1" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 885 738
$EndPAD
$PAD
Sh "J1" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1181 738
$EndPAD
$PAD
Sh "A2" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -1181 442
$EndPAD
$PAD
Sh "B2" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -885 442
$EndPAD
$PAD
Sh "C2" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -590 442
$EndPAD
$PAD
Sh "D2" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -295 442
$EndPAD
$PAD
Sh "E2" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 0 442
$EndPAD
$PAD
Sh "F2" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 295 442
$EndPAD
$PAD
Sh "G2" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 590 442
$EndPAD
$PAD
Sh "H2" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 885 442
$EndPAD
$PAD
Sh "J2" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1181 442
$EndPAD
$PAD
Sh "A3" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -1181 147
$EndPAD
$PAD
Sh "B3" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -885 147
$EndPAD
$PAD
Sh "C3" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -590 147
$EndPAD
$PAD
Sh "D3" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -295 147
$EndPAD
$PAD
Sh "E3" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 0 147
$EndPAD
$PAD
Sh "F3" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 295 147
$EndPAD
$PAD
Sh "G3" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 590 147
$EndPAD
$PAD
Sh "H3" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 885 147
$EndPAD
$PAD
Sh "J3" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1181 147
$EndPAD
$PAD
Sh "A4" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -1181 -147
$EndPAD
$PAD
Sh "B4" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -885 -147
$EndPAD
$PAD
Sh "C4" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -590 -147
$EndPAD
$PAD
Sh "D4" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -295 -147
$EndPAD
$PAD
Sh "E4" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 0 -147
$EndPAD
$PAD
Sh "F4" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 295 -147
$EndPAD
$PAD
Sh "G4" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 590 -147
$EndPAD
$PAD
Sh "H4" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 885 -147
$EndPAD
$PAD
Sh "J4" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1181 -147
$EndPAD
$PAD
Sh "A5" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -1181 -442
$EndPAD
$PAD
Sh "B5" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -885 -442
$EndPAD
$PAD
Sh "C5" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -590 -442
$EndPAD
$PAD
Sh "D5" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -295 -442
$EndPAD
$PAD
Sh "E5" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 0 -442
$EndPAD
$PAD
Sh "F5" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 295 -442
$EndPAD
$PAD
Sh "G5" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 590 -442
$EndPAD
$PAD
Sh "H5" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 885 -442
$EndPAD
$PAD
Sh "J5" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1181 -442
$EndPAD
$PAD
Sh "A6" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -1181 -738
$EndPAD
$PAD
Sh "B6" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -885 -738
$EndPAD
$PAD
Sh "C6" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -590 -738
$EndPAD
$PAD
Sh "D6" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -295 -738
$EndPAD
$PAD
Sh "E6" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 0 -738
$EndPAD
$PAD
Sh "F6" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 295 -738
$EndPAD
$PAD
Sh "G6" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 590 -738
$EndPAD
$PAD
Sh "H6" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 885 -738
$EndPAD
$PAD
Sh "J6" O 118 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1181 -738
$EndPAD
$EndMODULE VFBGA54
$MODULE VFBGA48
Po 0 0 0 15 00000000 00000000 ~~
Li VFBGA48
@ -3569,7 +3178,7 @@ $MODULE CP_TANTAL_SMD_D
Po 0 0 0 15 00000000 00000000 ~~
Li CP_TANTAL_SMD_D
Sc 00000000
AR
AR
Op 0 0 0
T0 0 0 600 600 0 120 N V 21 N"Test"
T1 0 0 600 600 0 120 N V 21 N"VAL**"
@ -3596,4 +3205,445 @@ Ne 0 ""
Po 787 0
$EndPAD
$EndMODULE CP_TANTAL_SMD_D
$MODULE BT_KEYSTONE_1059_20MM
Po 0 0 0 15 4BEE8415 00000000 ~~
Li BT_KEYSTONE_1059_20MM
Sc 00000000
AR
Op 0 0 0
T0 0 0 300 300 0 60 N V 21 N"BT_KEYSTONE_1059_20MM"
T1 0 0 300 300 0 60 N V 21 N"VAL**"
DS 3583 2677 4134 2677 40 21
DS 3858 2402 3858 2953 40 21
DS -3858 -2953 -3858 -2402 40 21
DC 3858 2677 4134 2953 40 21
DC -3858 -2677 -3465 -2677 40 21
DC 0 0 3976 0 40 21
DS -5591 1339 -4331 1339 40 21
DS -4331 1339 -4331 3150 40 21
DS -4331 3150 4331 3150 40 21
DS 4331 3150 4331 1339 40 21
DS 4331 1339 5591 1339 40 21
DS 5591 1339 5591 -1339 40 21
DS 5591 -1339 4331 -1339 40 21
DS 4331 -1339 4331 -2756 40 21
DS 4331 -2756 3937 -3150 40 21
DS 3937 -3150 -4331 -3150 40 21
DS -4331 -3150 -4331 -1339 40 21
DS -4331 -1339 -5591 -1339 40 21
DS -5591 -1339 -5591 1339 40 21
$PAD
Sh "2" C 620 620 0 0 0
Dr 380 0 0
At STD N 00F0FFFF
Ne 0 ""
Po -5300 0
$EndPAD
$PAD
Sh "1" C 620 620 0 0 0
Dr 380 0 0
At STD N 00F0FFFF
Ne 0 ""
Po 5300 -500
$EndPAD
$PAD
Sh "1" C 620 620 0 0 0
Dr 380 0 0
At STD N 00F0FFFF
Ne 0 ""
Po 5300 500
$EndPAD
$EndMODULE BT_KEYSTONE_1059_20MM
$MODULE VFBGA54
Po 0 0 0 15 4BEEAE8B 00000000 ~~
Li VFBGA54
Sc 00000000
AR
Op 0 0 0
T0 0 0 600 600 0 120 N V 21 N"Test"
T1 0 0 600 600 0 120 N V 21 N"VAL**"
DS -1968 -1574 1968 -1574 47 21
DS 1968 -1574 1968 1574 47 21
DS -1968 1574 1968 1574 47 21
DS -1968 -1574 -1968 1574 47 21
DS -1968 1433 -1826 1574 47 21
$PAD
Sh "A1" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -1181 738
$EndPAD
$PAD
Sh "B1" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -885 738
$EndPAD
$PAD
Sh "C1" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -590 738
$EndPAD
$PAD
Sh "D1" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -295 738
$EndPAD
$PAD
Sh "E1" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 0 738
$EndPAD
$PAD
Sh "F1" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 295 738
$EndPAD
$PAD
Sh "G1" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 590 738
$EndPAD
$PAD
Sh "H1" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 885 738
$EndPAD
$PAD
Sh "J1" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1181 738
$EndPAD
$PAD
Sh "A2" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -1181 442
$EndPAD
$PAD
Sh "B2" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -885 442
$EndPAD
$PAD
Sh "C2" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -590 442
$EndPAD
$PAD
Sh "D2" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -295 442
$EndPAD
$PAD
Sh "E2" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 0 442
$EndPAD
$PAD
Sh "F2" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 295 442
$EndPAD
$PAD
Sh "G2" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 590 442
$EndPAD
$PAD
Sh "H2" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 885 442
$EndPAD
$PAD
Sh "J2" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1181 442
$EndPAD
$PAD
Sh "A3" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -1181 147
$EndPAD
$PAD
Sh "B3" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -885 147
$EndPAD
$PAD
Sh "C3" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -590 147
$EndPAD
$PAD
Sh "D3" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -295 147
$EndPAD
$PAD
Sh "E3" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 0 147
$EndPAD
$PAD
Sh "F3" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 295 147
$EndPAD
$PAD
Sh "G3" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 590 147
$EndPAD
$PAD
Sh "H3" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 885 147
$EndPAD
$PAD
Sh "J3" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1181 147
$EndPAD
$PAD
Sh "A4" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -1181 -147
$EndPAD
$PAD
Sh "B4" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -885 -147
$EndPAD
$PAD
Sh "C4" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -590 -147
$EndPAD
$PAD
Sh "D4" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -295 -147
$EndPAD
$PAD
Sh "E4" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 0 -147
$EndPAD
$PAD
Sh "F4" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 295 -147
$EndPAD
$PAD
Sh "G4" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 590 -147
$EndPAD
$PAD
Sh "H4" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 885 -147
$EndPAD
$PAD
Sh "J4" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1181 -147
$EndPAD
$PAD
Sh "A5" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -1181 -442
$EndPAD
$PAD
Sh "B5" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -885 -442
$EndPAD
$PAD
Sh "C5" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -590 -442
$EndPAD
$PAD
Sh "D5" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -295 -442
$EndPAD
$PAD
Sh "E5" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 0 -442
$EndPAD
$PAD
Sh "F5" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 295 -442
$EndPAD
$PAD
Sh "G5" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 590 -442
$EndPAD
$PAD
Sh "H5" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 885 -442
$EndPAD
$PAD
Sh "J5" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1181 -442
$EndPAD
$PAD
Sh "A6" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -1181 -738
$EndPAD
$PAD
Sh "B6" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -885 -738
$EndPAD
$PAD
Sh "C6" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -590 -738
$EndPAD
$PAD
Sh "D6" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -295 -738
$EndPAD
$PAD
Sh "E6" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 0 -738
$EndPAD
$PAD
Sh "F6" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 295 -738
$EndPAD
$PAD
Sh "G6" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 590 -738
$EndPAD
$PAD
Sh "H6" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 885 -738
$EndPAD
$PAD
Sh "J6" O 114 114 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1181 -738
$EndPAD
$EndMODULE VFBGA54
$EndLIBRARY

4
pcb/kicad/mcu.bak
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sat 15 May 2010 02:03:08 AM CEST
EESchema Schematic File Version 2 date Sat 15 May 2010 04:01:11 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -45,7 +45,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 4 6
Title "sd2snes Mark II"
Date "14 may 2010"
Date "15 may 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""

4
pcb/kicad/mcu.sch
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sat 15 May 2010 02:07:58 AM CEST
EESchema Schematic File Version 2 date Sat 15 May 2010 04:06:22 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -45,7 +45,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 4 6
Title "sd2snes Mark II"
Date "14 may 2010"
Date "15 may 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""

480
pcb/kicad/memory.sch
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sat 15 May 2010 02:07:58 AM CEST
EESchema Schematic File Version 2 date Sat 15 May 2010 04:06:22 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -45,7 +45,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 3 6
Title "sd2snes Mark II"
Date "14 may 2010"
Date "15 may 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""
@ -53,90 +53,244 @@ Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text GLabel 2250 4550 0 50 Input ~ 0
ROM_/CE
Text GLabel 8800 4050 2 50 Input ~ 0
Text Label 8600 4050 0 50 ~ 0
RAM_/WE
Text GLabel 8800 3950 2 50 Input ~ 0
Text Label 8600 3950 0 50 ~ 0
RAM_/OE
Text Label 8600 3850 0 50 ~ 0
RAM_/CE
Text Label 8600 3250 0 50 ~ 0
RAM_DQ7
Text Label 8600 3150 0 50 ~ 0
RAM_DQ6
Text Label 8600 3050 0 50 ~ 0
RAM_DQ5
Text Label 8600 2950 0 50 ~ 0
RAM_DQ4
Text Label 8600 2850 0 50 ~ 0
RAM_DQ3
Text Label 8600 2750 0 50 ~ 0
RAM_DQ2
Text Label 8600 2650 0 50 ~ 0
RAM_DQ1
Text Label 8600 2550 0 50 ~ 0
RAM_DQ0
Text Label 6400 4350 0 50 ~ 0
RAM_A18
Text Label 6400 4250 0 50 ~ 0
RAM_A17
Text Label 6400 4150 0 50 ~ 0
RAM_A16
Text Label 6400 4050 0 50 ~ 0
RAM_A15
Text Label 6400 3950 0 50 ~ 0
RAM_A14
Text Label 6400 3850 0 50 ~ 0
RAM_A13
Text Label 6400 3750 0 50 ~ 0
RAM_A12
Text Label 6400 3650 0 50 ~ 0
RAM_A11
Text Label 6400 3550 0 50 ~ 0
RAM_A10
Text Label 6400 3450 0 50 ~ 0
RAM_A9
Text Label 6400 3350 0 50 ~ 0
RAM_A8
Text Label 6400 3250 0 50 ~ 0
RAM_A7
Text Label 6400 3150 0 50 ~ 0
RAM_A6
Text Label 6400 3050 0 50 ~ 0
RAM_A5
Text Label 6400 2950 0 50 ~ 0
RAM_A4
Text Label 6400 2850 0 50 ~ 0
RAM_A3
Text Label 6400 2750 0 50 ~ 0
RAM_A2
Text Label 6400 2650 0 50 ~ 0
RAM_A1
Text Label 6400 2550 0 50 ~ 0
RAM_A0
Text Label 4350 4750 0 50 ~ 0
ROM_CLK
Text Label 4350 4650 0 50 ~ 0
ROM_/ADV
Text Label 4350 4350 0 50 ~ 0
ROM_CRE
Text Label 4350 4150 0 50 ~ 0
ROM_/UB
Text Label 4350 4050 0 50 ~ 0
ROM_/LB
Text Label 4350 3750 0 50 ~ 0
ROM_DQ15
Text Label 4350 3650 0 50 ~ 0
ROM_DQ14
Text Label 4350 3550 0 50 ~ 0
ROM_DQ13
Text Label 4350 3450 0 50 ~ 0
ROM_DQ12
Text Label 4350 3350 0 50 ~ 0
ROM_DQ11
Text Label 4350 3250 0 50 ~ 0
ROM_DQ10
Text Label 4350 3150 0 50 ~ 0
ROM_DQ9
Text Label 4350 3050 0 50 ~ 0
ROM_DQ8
Text Label 4350 2850 0 50 ~ 0
ROM_DQ7
Text Label 4350 2750 0 50 ~ 0
ROM_DQ6
Text Label 4350 2650 0 50 ~ 0
ROM_DQ5
Text Label 4350 2550 0 50 ~ 0
ROM_DQ4
Text Label 4350 2450 0 50 ~ 0
ROM_DQ3
Text Label 4350 2350 0 50 ~ 0
ROM_DQ2
Text Label 4350 2250 0 50 ~ 0
ROM_DQ1
Text Label 4350 2150 0 50 ~ 0
ROM_DQ0
Text Label 2100 4750 0 50 ~ 0
ROM_/WE
Text Label 2100 4650 0 50 ~ 0
ROM_/OE
Text Label 2100 4550 0 50 ~ 0
ROM_/CE
Text Label 2100 4350 0 50 ~ 0
ROM_A22
Text Label 2100 4250 0 50 ~ 0
ROM_A21
Text Label 2100 4150 0 50 ~ 0
ROM_A20
Text Label 2100 4050 0 50 ~ 0
ROM_A19
Text Label 2100 3950 0 50 ~ 0
ROM_A18
Text Label 2100 3850 0 50 ~ 0
ROM_A17
Text Label 2100 3750 0 50 ~ 0
ROM_A16
Text Label 2100 3650 0 50 ~ 0
ROM_A15
Text Label 2100 3550 0 50 ~ 0
ROM_A14
Text Label 2100 3450 0 50 ~ 0
ROM_A13
Text Label 2100 3350 0 50 ~ 0
ROM_A12
Text Label 2100 3250 0 50 ~ 0
ROM_A11
Text Label 2100 3150 0 50 ~ 0
ROM_A10
Text Label 2100 3050 0 50 ~ 0
ROM_A9
Text Label 2100 2950 0 50 ~ 0
ROM_A8
Text Label 2100 2850 0 50 ~ 0
ROM_A7
Text Label 2100 2750 0 50 ~ 0
ROM_A6
Text Label 2100 2650 0 50 ~ 0
ROM_A5
Text Label 2100 2550 0 50 ~ 0
ROM_A4
Text Label 2100 2450 0 50 ~ 0
ROM_A3
Text Label 2100 2350 0 50 ~ 0
ROM_A2
Text Label 2100 2250 0 50 ~ 0
ROM_A1
Text Label 2100 2150 0 50 ~ 0
ROM_A0
Text GLabel 2050 4550 0 50 Input ~ 0
ROM_/CE
Text GLabel 9000 4050 2 50 Input ~ 0
RAM_/WE
Text GLabel 9000 3950 2 50 Input ~ 0
RAM_/OE
Wire Wire Line
8500 3250 8800 3250
8500 3250 9000 3250
Wire Wire Line
8500 3150 8800 3150
8500 3150 9000 3150
Wire Wire Line
8500 3050 8800 3050
8500 3050 9000 3050
Wire Wire Line
8500 2950 8800 2950
8500 2950 9000 2950
Wire Wire Line
8500 2850 8800 2850
8500 2850 9000 2850
Wire Wire Line
8500 2750 8800 2750
8500 2750 9000 2750
Wire Wire Line
8500 2650 8800 2650
8500 2650 9000 2650
Wire Wire Line
8500 2550 8800 2550
Connection ~ 4550 4650
8500 2550 9000 2550
Connection ~ 4750 4650
Wire Wire Line
4550 5400 4550 4350
Connection ~ 4550 4750
4750 5400 4750 4350
Connection ~ 4750 4750
Wire Wire Line
8500 4050 8800 4050
8500 4050 9000 4050
Wire Wire Line
2550 4550 2250 4550
2550 4550 2050 4550
Wire Wire Line
2550 4750 2250 4750
2550 4750 2050 4750
Wire Wire Line
2550 4650 2250 4650
2550 4650 2050 4650
Wire Wire Line
2550 4350 2250 4350
2550 4350 2050 4350
Wire Wire Line
2550 4250 2250 4250
2550 4250 2050 4250
Wire Wire Line
2550 4150 2250 4150
2550 4150 2050 4150
Wire Wire Line
2550 4050 2250 4050
2550 4050 2050 4050
Wire Wire Line
2550 3950 2250 3950
2550 3950 2050 3950
Wire Wire Line
2550 3850 2250 3850
2550 3850 2050 3850
Wire Wire Line
2550 3750 2250 3750
2550 3750 2050 3750
Wire Wire Line
2550 3650 2250 3650
2550 3650 2050 3650
Wire Wire Line
2550 3550 2250 3550
2550 3550 2050 3550
Wire Wire Line
2550 3450 2250 3450
2550 3450 2050 3450
Wire Wire Line
2550 3350 2250 3350
2550 3350 2050 3350
Wire Wire Line
2550 3250 2250 3250
2550 3250 2050 3250
Wire Wire Line
2550 3150 2250 3150
2550 3150 2050 3150
Wire Wire Line
2550 3050 2250 3050
2550 3050 2050 3050
Wire Wire Line
2550 2950 2250 2950
2550 2950 2050 2950
Wire Wire Line
2550 2850 2250 2850
2550 2850 2050 2850
Wire Wire Line
2550 2750 2250 2750
2550 2750 2050 2750
Wire Wire Line
2550 2650 2250 2650
2550 2650 2050 2650
Wire Wire Line
2550 2550 2250 2550
2550 2550 2050 2550
Wire Wire Line
2550 2450 2250 2450
2550 2450 2050 2450
Wire Wire Line
2550 2350 2250 2350
2550 2350 2050 2350
Wire Wire Line
2550 2250 2250 2250
2550 2250 2050 2250
Wire Wire Line
2550 2150 2250 2150
2550 2150 2050 2150
Wire Wire Line
3000 6700 3000 6750
Wire Wire Line
2850 6800 2850 6750
2850 6750 2850 6800
Connection ~ 3000 7250
Wire Wire Line
2850 7250 3150 7250
@ -182,244 +336,244 @@ Wire Wire Line
Wire Wire Line
3850 6800 3850 6700
Wire Wire Line
3150 6800 3150 6750
3150 6750 3150 6800
Wire Wire Line
3150 6750 2850 6750
2850 6750 3150 6750
Connection ~ 3000 6750
Wire Wire Line
4250 2150 4550 2150
4250 2150 4750 2150
Wire Wire Line
4250 2250 4550 2250
4250 2250 4750 2250
Wire Wire Line
4250 2350 4550 2350
4250 2350 4750 2350
Wire Wire Line
4250 2450 4550 2450
4250 2450 4750 2450
Wire Wire Line
4250 2550 4550 2550
4250 2550 4750 2550
Wire Wire Line
4250 2650 4550 2650
4250 2650 4750 2650
Wire Wire Line
4250 2750 4550 2750
4250 2750 4750 2750
Wire Wire Line
4250 2850 4550 2850
4250 2850 4750 2850
Wire Wire Line
4250 3050 4550 3050
4250 3050 4750 3050
Wire Wire Line
4250 3150 4550 3150
4250 3150 4750 3150
Wire Wire Line
4250 3250 4550 3250
4250 3250 4750 3250
Wire Wire Line
4250 3350 4550 3350
4250 3350 4750 3350
Wire Wire Line
4250 3450 4550 3450
4250 3450 4750 3450
Wire Wire Line
4250 3550 4550 3550
4250 3550 4750 3550
Wire Wire Line
4250 3650 4550 3650
4250 3650 4750 3650
Wire Wire Line
4250 3750 4550 3750
4250 3750 4750 3750
Wire Wire Line
4250 4050 4550 4050
4250 4050 4750 4050
Wire Wire Line
4250 4150 4550 4150
4250 4150 4750 4150
Wire Wire Line
4550 4350 4250 4350
4750 4350 4250 4350
Wire Wire Line
4550 4650 4250 4650
4750 4650 4250 4650
Wire Wire Line
4250 4750 4550 4750
4250 4750 4750 4750
Wire Wire Line
8500 3850 8800 3850
8500 3850 9000 3850
Wire Wire Line
8500 3950 8800 3950
8500 3950 9000 3950
Wire Wire Line
6800 2550 6500 2550
6800 2550 6300 2550
Wire Wire Line
6800 2650 6500 2650
6800 2650 6300 2650
Wire Wire Line
6800 2750 6500 2750
6800 2750 6300 2750
Wire Wire Line
6800 2850 6500 2850
6800 2850 6300 2850
Wire Wire Line
6800 2950 6500 2950
6800 2950 6300 2950
Wire Wire Line
6800 3050 6500 3050
6800 3050 6300 3050
Wire Wire Line
6800 3150 6500 3150
6800 3150 6300 3150
Wire Wire Line
6800 3250 6500 3250
6800 3250 6300 3250
Wire Wire Line
6800 3350 6500 3350
6800 3350 6300 3350
Wire Wire Line
6800 3450 6500 3450
6800 3450 6300 3450
Wire Wire Line
6800 3550 6500 3550
6800 3550 6300 3550
Wire Wire Line
6800 3650 6500 3650
6800 3650 6300 3650
Wire Wire Line
6800 3750 6500 3750
6800 3750 6300 3750
Wire Wire Line
6800 3850 6500 3850
6800 3850 6300 3850
Wire Wire Line
6800 3950 6500 3950
6800 3950 6300 3950
Wire Wire Line
6800 4050 6500 4050
6800 4050 6300 4050
Wire Wire Line
6800 4150 6500 4150
6800 4150 6300 4150
Wire Wire Line
6800 4250 6500 4250
6800 4250 6300 4250
Wire Wire Line
6800 4350 6500 4350
Text GLabel 8800 3250 2 50 BiDi ~ 0
6800 4350 6300 4350
Text GLabel 9000 3250 2 50 BiDi ~ 0
RAM_DQ7
Text GLabel 8800 3150 2 50 BiDi ~ 0
Text GLabel 9000 3150 2 50 BiDi ~ 0
RAM_DQ6
Text GLabel 8800 3050 2 50 BiDi ~ 0
Text GLabel 9000 3050 2 50 BiDi ~ 0
RAM_DQ5
Text GLabel 8800 2950 2 50 BiDi ~ 0
Text GLabel 9000 2950 2 50 BiDi ~ 0
RAM_DQ4
Text GLabel 8800 2850 2 50 BiDi ~ 0
Text GLabel 9000 2850 2 50 BiDi ~ 0
RAM_DQ3
Text GLabel 8800 2750 2 50 BiDi ~ 0
Text GLabel 9000 2750 2 50 BiDi ~ 0
RAM_DQ2
Text GLabel 8800 2650 2 50 BiDi ~ 0
Text GLabel 9000 2650 2 50 BiDi ~ 0
RAM_DQ1
Text GLabel 8800 2550 2 50 BiDi ~ 0
Text GLabel 9000 2550 2 50 BiDi ~ 0
RAM_DQ0
Text GLabel 6500 4350 0 50 Input ~ 0
Text GLabel 6300 4350 0 50 Input ~ 0
RAM_A18
Text GLabel 6500 4250 0 50 Input ~ 0
Text GLabel 6300 4250 0 50 Input ~ 0
RAM_A17
Text GLabel 6500 4150 0 50 Input ~ 0
Text GLabel 6300 4150 0 50 Input ~ 0
RAM_A16
Text GLabel 6500 4050 0 50 Input ~ 0
Text GLabel 6300 4050 0 50 Input ~ 0
RAM_A15
Text GLabel 6500 3950 0 50 Input ~ 0
Text GLabel 6300 3950 0 50 Input ~ 0
RAM_A14
Text GLabel 6500 3850 0 50 Input ~ 0
Text GLabel 6300 3850 0 50 Input ~ 0
RAM_A13
Text GLabel 6500 3750 0 50 Input ~ 0
Text GLabel 6300 3750 0 50 Input ~ 0
RAM_A12
Text GLabel 6500 3650 0 50 Input ~ 0
Text GLabel 6300 3650 0 50 Input ~ 0
RAM_A11
Text GLabel 6500 3550 0 50 Input ~ 0
Text GLabel 6300 3550 0 50 Input ~ 0
RAM_A10
Text GLabel 6500 3450 0 50 Input ~ 0
Text GLabel 6300 3450 0 50 Input ~ 0
RAM_A9
Text GLabel 6500 3350 0 50 Input ~ 0
Text GLabel 6300 3350 0 50 Input ~ 0
RAM_A8
Text GLabel 6500 3250 0 50 Input ~ 0
Text GLabel 6300 3250 0 50 Input ~ 0
RAM_A7
Text GLabel 6500 3150 0 50 Input ~ 0
Text GLabel 6300 3150 0 50 Input ~ 0
RAM_A6
Text GLabel 6500 3050 0 50 Input ~ 0
Text GLabel 6300 3050 0 50 Input ~ 0
RAM_A5
Text GLabel 6500 2950 0 50 Input ~ 0
Text GLabel 6300 2950 0 50 Input ~ 0
RAM_A4
Text GLabel 6500 2850 0 50 Input ~ 0
Text GLabel 6300 2850 0 50 Input ~ 0
RAM_A3
Text GLabel 6500 2750 0 50 Input ~ 0
Text GLabel 6300 2750 0 50 Input ~ 0
RAM_A2
Text GLabel 6500 2650 0 50 Input ~ 0
Text GLabel 6300 2650 0 50 Input ~ 0
RAM_A1
Text GLabel 6500 2550 0 50 Input ~ 0
Text GLabel 6300 2550 0 50 Input ~ 0
RAM_A0
Text GLabel 4550 4150 2 50 Input ~ 0
Text GLabel 4750 4150 2 50 Input ~ 0
ROM_/UB
Text GLabel 4550 4050 2 50 Input ~ 0
Text GLabel 4750 4050 2 50 Input ~ 0
ROM_/LB
Text GLabel 4550 3750 2 50 BiDi ~ 0
Text GLabel 4750 3750 2 50 BiDi ~ 0
ROM_DQ15
Text GLabel 4550 3650 2 50 BiDi ~ 0
Text GLabel 4750 3650 2 50 BiDi ~ 0
ROM_DQ14
Text GLabel 4550 3550 2 50 BiDi ~ 0
Text GLabel 4750 3550 2 50 BiDi ~ 0
ROM_DQ13
Text GLabel 4550 3450 2 50 BiDi ~ 0
Text GLabel 4750 3450 2 50 BiDi ~ 0
ROM_DQ12
Text GLabel 4550 3350 2 50 BiDi ~ 0
Text GLabel 4750 3350 2 50 BiDi ~ 0
ROM_DQ11
Text GLabel 4550 3250 2 50 BiDi ~ 0
Text GLabel 4750 3250 2 50 BiDi ~ 0
ROM_DQ10
Text GLabel 4550 3150 2 50 BiDi ~ 0
Text GLabel 4750 3150 2 50 BiDi ~ 0
ROM_DQ9
Text GLabel 4550 3050 2 50 BiDi ~ 0
Text GLabel 4750 3050 2 50 BiDi ~ 0
ROM_DQ8
Text GLabel 4550 2850 2 50 BiDi ~ 0
Text GLabel 4750 2850 2 50 BiDi ~ 0
ROM_DQ7
Text GLabel 4550 2750 2 50 BiDi ~ 0
Text GLabel 4750 2750 2 50 BiDi ~ 0
ROM_DQ6
Text GLabel 4550 2650 2 50 BiDi ~ 0
Text GLabel 4750 2650 2 50 BiDi ~ 0
ROM_DQ5
Text GLabel 4550 2550 2 50 BiDi ~ 0
Text GLabel 4750 2550 2 50 BiDi ~ 0
ROM_DQ4
Text GLabel 4550 2450 2 50 BiDi ~ 0
Text GLabel 4750 2450 2 50 BiDi ~ 0
ROM_DQ3
Text GLabel 4550 2350 2 50 BiDi ~ 0
Text GLabel 4750 2350 2 50 BiDi ~ 0
ROM_DQ2
Text GLabel 4550 2250 2 50 BiDi ~ 0
Text GLabel 4750 2250 2 50 BiDi ~ 0
ROM_DQ1
Text GLabel 4550 2150 2 50 BiDi ~ 0
Text GLabel 4750 2150 2 50 BiDi ~ 0
ROM_DQ0
Text GLabel 2250 4350 0 50 Input ~ 0
Text GLabel 2050 4350 0 50 Input ~ 0
ROM_A22
Text GLabel 2250 4250 0 50 Input ~ 0
Text GLabel 2050 4250 0 50 Input ~ 0
ROM_A21
Text GLabel 2250 4150 0 50 Input ~ 0
Text GLabel 2050 4150 0 50 Input ~ 0
ROM_A20
Text GLabel 2250 4050 0 50 Input ~ 0
Text GLabel 2050 4050 0 50 Input ~ 0
ROM_A19
Text GLabel 2250 3950 0 50 Input ~ 0
Text GLabel 2050 3950 0 50 Input ~ 0
ROM_A18
Text GLabel 2250 3850 0 50 Input ~ 0
Text GLabel 2050 3850 0 50 Input ~ 0
ROM_A17
Text GLabel 2250 3750 0 50 Input ~ 0
Text GLabel 2050 3750 0 50 Input ~ 0
ROM_A16
Text GLabel 2250 3650 0 50 Input ~ 0
Text GLabel 2050 3650 0 50 Input ~ 0
ROM_A15
Text GLabel 2250 3550 0 50 Input ~ 0
Text GLabel 2050 3550 0 50 Input ~ 0
ROM_A14
Text GLabel 2250 3450 0 50 Input ~ 0
Text GLabel 2050 3450 0 50 Input ~ 0
ROM_A13
Text GLabel 2250 3350 0 50 Input ~ 0
Text GLabel 2050 3350 0 50 Input ~ 0
ROM_A12
Text GLabel 2250 3250 0 50 Input ~ 0
Text GLabel 2050 3250 0 50 Input ~ 0
ROM_A11
Text GLabel 2250 3150 0 50 Input ~ 0
Text GLabel 2050 3150 0 50 Input ~ 0
ROM_A10
Text GLabel 2250 3050 0 50 Input ~ 0
Text GLabel 2050 3050 0 50 Input ~ 0
ROM_A9
Text GLabel 2250 2950 0 50 Input ~ 0
Text GLabel 2050 2950 0 50 Input ~ 0
ROM_A8
Text GLabel 2250 2850 0 50 Input ~ 0
Text GLabel 2050 2850 0 50 Input ~ 0
ROM_A7
Text GLabel 2250 2750 0 50 Input ~ 0
Text GLabel 2050 2750 0 50 Input ~ 0
ROM_A6
Text GLabel 2250 2650 0 50 Input ~ 0
Text GLabel 2050 2650 0 50 Input ~ 0
ROM_A5
Text GLabel 2250 2550 0 50 Input ~ 0
Text GLabel 2050 2550 0 50 Input ~ 0
ROM_A4
Text GLabel 2250 2450 0 50 Input ~ 0
Text GLabel 2050 2450 0 50 Input ~ 0
ROM_A3
Text GLabel 2250 2350 0 50 Input ~ 0
Text GLabel 2050 2350 0 50 Input ~ 0
ROM_A2
Text GLabel 2250 2250 0 50 Input ~ 0
Text GLabel 2050 2250 0 50 Input ~ 0
ROM_A1
Text GLabel 2250 2150 0 50 Input ~ 0
Text GLabel 2050 2150 0 50 Input ~ 0
ROM_A0
NoConn ~ 4250 4550
NoConn ~ 8500 4350
$Comp
L GND #PWR030
U 1 1 4BCA30BF
P 4550 5400
F 0 "#PWR030" H 4550 5400 30 0001 C CNN
F 1 "GND" H 4550 5330 30 0001 C CNN
1 4550 5400
P 4750 5400
F 0 "#PWR030" H 4750 5400 30 0001 C CNN
F 1 "GND" H 4750 5330 30 0001 C CNN
1 4750 5400
1 0 0 -1
$EndComp
Text GLabel 2250 4750 0 50 Input ~ 0
Text GLabel 2050 4750 0 50 Input ~ 0
ROM_/WE
Text GLabel 2250 4650 0 50 Input ~ 0
Text GLabel 2050 4650 0 50 Input ~ 0
ROM_/OE
$Comp
L C C17

6
pcb/kicad/pwr_misc.bak
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sat 15 May 2010 02:03:08 AM CEST
EESchema Schematic File Version 2 date Sat 15 May 2010 04:01:11 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -45,7 +45,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 5 6
Title "sd2snes Mark II"
Date "14 may 2010"
Date "15 may 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""
@ -214,7 +214,7 @@ L DOUBLE_SCH_KCOM2 D1
U 1 1 4BAF3507
P 5950 5300
F 0 "D1" H 6100 5175 60 0000 C CNN
F 1 "DOUBLE_SCH_KCOM2" H 5950 5450 60 0000 C CNN
F 1 "BAT54C" H 5950 5450 60 0000 C CNN
1 5950 5300
1 0 0 -1
$EndComp

6
pcb/kicad/pwr_misc.sch
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sat 15 May 2010 02:07:58 AM CEST
EESchema Schematic File Version 2 date Sat 15 May 2010 04:06:22 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -45,7 +45,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 5 6
Title "sd2snes Mark II"
Date "14 may 2010"
Date "15 may 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""
@ -214,7 +214,7 @@ L DOUBLE_SCH_KCOM2 D1
U 1 1 4BAF3507
P 5950 5300
F 0 "D1" H 6100 5175 60 0000 C CNN
F 1 "DOUBLE_SCH_KCOM2" H 5950 5450 60 0000 C CNN
F 1 "BAT54C" H 5950 5450 60 0000 C CNN
1 5950 5300
1 0 0 -1
$EndComp

2
pcb/kicad/sd2snes-cache.bak
View File

@ -1,4 +1,4 @@
EESchema-LIBRARY Version 2.3 Date: Sat 15 May 2010 02:03:08 AM CEST
EESchema-LIBRARY Version 2.3 Date: Sat 15 May 2010 04:01:11 PM CEST
#
# +1.2V
#

2
pcb/kicad/sd2snes-cache.lib
View File

@ -1,4 +1,4 @@
EESchema-LIBRARY Version 2.3 Date: Sat 15 May 2010 02:07:58 AM CEST
EESchema-LIBRARY Version 2.3 Date: Sat 15 May 2010 04:06:22 PM CEST
#
# +1.2V
#

4
pcb/kicad/sd2snes.bak
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sat 15 May 2010 02:03:08 AM CEST
EESchema Schematic File Version 2 date Sat 15 May 2010 04:01:11 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -45,7 +45,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 1 6
Title "sd2snes Mark II"
Date "14 may 2010"
Date "15 may 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""

2549
pcb/kicad/sd2snes.brd
View File

File diff suppressed because it is too large Load Diff

37
pcb/kicad/sd2snes.cmp
View File

@ -1,4 +1,11 @@
Cmp-Mod V01 Created by CvPCB (20100205 SVN-R2303)-unstable date = Sat 27 Mar 2010 07:44:28 PM CET
Cmp-Mod V01 Created by CvPCB (20100326 SVN-R2482)-unstable date = Sat 15 May 2010 12:46:12 PM CEST
BeginCmp
TimeStamp = /4B6EC9C3/4BAF2EAF;
Reference = BT1;
ValeurCmp = BATTERY;
IdModule = BT_KEYSTONE_1059_20MM;
EndCmp
BeginCmp
TimeStamp = /4B6EC9C3/4BABC8D1;
@ -231,6 +238,13 @@ ValeurCmp = 100n;
IdModule = SM0805;
EndCmp
BeginCmp
TimeStamp = /4B6EC9C3/4BAF3507;
Reference = D1;
ValeurCmp = BAT54C;
IdModule = SOT23EBC;
EndCmp
BeginCmp
TimeStamp = /4B6E16F2/4B6E1766;
Reference = J1;
@ -245,6 +259,13 @@ ValeurCmp = SD_CARD;
IdModule = SD-RSMT-2-MQ-WF;
EndCmp
BeginCmp
TimeStamp = /4B6ED75B/4BC24D19;
Reference = J3;
ValeurCmp = USB;
IdModule = ;
EndCmp
BeginCmp
TimeStamp = /4B6E16F2/4BAE51CA;
Reference = R1;
@ -350,4 +371,18 @@ ValeurCmp = PIC12F629;
IdModule = SO8N;
EndCmp
BeginCmp
TimeStamp = /4B6ED75B/4BC243C8;
Reference = X1;
ValeurCmp = CRYSTAL;
IdModule = ;
EndCmp
BeginCmp
TimeStamp = /4B6ED75B/4BC243CB;
Reference = X2;
ValeurCmp = CRYSTAL;
IdModule = ;
EndCmp
EndListe

992
pcb/kicad/sd2snes.net
View File

File diff suppressed because it is too large Load Diff

4
pcb/kicad/sd2snes.sch
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sat 15 May 2010 02:07:58 AM CEST
EESchema Schematic File Version 2 date Sat 15 May 2010 04:06:22 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -45,7 +45,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 1 6
Title "sd2snes Mark II"
Date "14 may 2010"
Date "15 may 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""

4
pcb/kicad/snesslot.bak
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sat 15 May 2010 02:03:08 AM CEST
EESchema Schematic File Version 2 date Sat 15 May 2010 04:01:11 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -45,7 +45,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 2 6
Title "sd2snes Mark II"
Date "14 may 2010"
Date "15 may 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""

4
pcb/kicad/snesslot.sch
View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sat 15 May 2010 02:07:58 AM CEST
EESchema Schematic File Version 2 date Sat 15 May 2010 04:06:22 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -45,7 +45,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 2 6
Title "sd2snes Mark II"
Date "14 may 2010"
Date "15 may 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""