Bug fixed for pattern 'sti $1 > 4' (ADDREG -> ADDSCR)

This commit is contained in:
bal 1985-04-16 15:12:16 +00:00
parent a481838875
commit 5a25ea673a

View File

@ -405,7 +405,7 @@ sti $1 == 2 | ADDREG ANY | remove(MEM_ALL)
move(%[2],{IADDREG,%[1]}) | | | move(%[2],{IADDREG,%[1]}) | | |
sti $1 == 4 | ADDREG ANY4 | remove(MEM_ALL) sti $1 == 4 | ADDREG ANY4 | remove(MEM_ALL)
move(%[2],{IADDREG4,%[1]}) | | | move(%[2],{IADDREG4,%[1]}) | | |
sti $1 > 4 | ADDREG | remove(ALL) sti $1 > 4 | ADDSCR | remove(ALL)
allocate(DATAREG4={IMMEDIATE4,$1/2-1}) allocate(DATAREG4={IMMEDIATE4,$1/2-1})
"1:" "1:"
"move.w (sp)+,(%[1])+" "move.w (sp)+,(%[1])+"