mirror of
https://github.com/thead-yocto-mirror/meta-riscv
synced 2026-09-04 07:44:45 +02:00
eac35fc45a
PCIe support is now enabled by default in the RISC-V defconfig, remove the extra .cfg file. Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
17 lines
412 B
BlitzBasic
17 lines
412 B
BlitzBasic
require recipes-kernel/linux/linux-riscv-common.inc
|
|
|
|
LINUX_VERSION ?= "5.0"
|
|
|
|
BRANCH = "hifive-unleashed-5.0"
|
|
SRCREV = "1fc509f5f47f0ef5b723666ab3670898ac3208a1"
|
|
|
|
SRC_URI = " \
|
|
git://github.com/alistair23/linux.git;branch=${BRANCH} \
|
|
"
|
|
|
|
# qemu uses in-tree defconfig
|
|
# freedom-u540 uses out-of-tree defconfig
|
|
SRC_URI_append_freedom-u540 = " file://defconfig"
|
|
|
|
SRC_URI_append_qemuriscv32 = " file://32bit.cfg"
|