mirror of
https://github.com/revyos/thead-kernel.git
synced 2026-07-11 10:56:17 +02:00
61 lines
1.9 KiB
Plaintext
61 lines
1.9 KiB
Plaintext
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
config DRM_VERISILICON
|
|
tristate "DRM Support for VeriSilicon"
|
|
depends on DRM
|
|
select DRM_KMS_HELPER
|
|
select VERISILICON_DW_MIPI_DSI
|
|
select VERISILICON_DW_HDMI_LIGHT
|
|
help
|
|
Choose this option if you have a VeriSilicon soc chipset.
|
|
This driver provides VeriSilicon kernel mode
|
|
setting and buffer management. It does not
|
|
provide 2D or 3D acceleration.
|
|
|
|
config VERISILICON_VIRTUAL_DISPLAY
|
|
bool "display content output to debugfs file"
|
|
depends on DRM_VERISILICON
|
|
select DEBUG_FS
|
|
help
|
|
This is a debug feature which capture video content output
|
|
from display controller. Output path is debugfs/dri/connector/.
|
|
The content format is ARGB which Alpha is 0 for 8bits.
|
|
Disabled in default.
|
|
|
|
config VERISILICON_DW_MIPI_DSI
|
|
bool "VeriSilicon specific driver for Synopsys DW MIPI DSI"
|
|
depends on DRM_VERISILICON
|
|
select DRM_MIPI_DSI
|
|
select GENERIC_PHY
|
|
select GENERIC_PHY_MIPI_DPHY
|
|
select PHY_DW_DPHY
|
|
help
|
|
This driver supports Synopsys DW MIPI DSI controller.
|
|
MIPI DSI controller is a bridge between encoder
|
|
and panel. Also it is a MIPI DSI host and can work
|
|
in dual mode.
|
|
|
|
config VERISILICON_DW_HDMI_LIGHT
|
|
bool "THEAD sepcific driver for Synopsys DW HDMI on Light"
|
|
depends on DRM_VERISILICON
|
|
select DRM_DW_HDMI
|
|
help
|
|
This driver supports Synopsys DW HDMI controller on Light
|
|
platform from THEAD Corp.
|
|
|
|
config VERISILICON_MMU
|
|
bool "MMU support for VeriSilicon display controller"
|
|
depends on DRM_VERISILICON
|
|
help
|
|
This is a memory management function which translate virtual address
|
|
to physical address. DPU MMU only do address translate, doesn't
|
|
support shareable.
|
|
|
|
config VERISILICON_DEC
|
|
bool "DEC support for VeriSilicon display controller"
|
|
depends on DRM_VERISILICON
|
|
help
|
|
This is a decompression function which reads compressed pixels from
|
|
external memory (DDR or SRAM) under DPU's control, then it decompress
|
|
comprssed pixels before returing these pixels to DPU.
|