mirror of
https://github.com/revyos/thead-kernel.git
synced 2026-07-13 20:13:12 +02:00
55 lines
2.5 KiB
C
55 lines
2.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (C) 2022 Alibaba Group Holding Limited.
|
|
*/
|
|
|
|
#ifndef _LIGHT_VISYS_H
|
|
#define _LIGHT_VISYS_H
|
|
|
|
#define LIGHT_CLKGEN_VISYS_ACLK 0
|
|
#define LIGHT_CLKGEN_DW200_ACLK 1
|
|
#define LIGHT_CLKGEN_AXI4_VISYS1_ACLK 2
|
|
#define LIGHT_CLKGEN_AXI4_VISYS2_ACLK 3
|
|
#define LIGHT_CLKGEN_AXI4_VISYS3_ACLK 4
|
|
#define LIGHT_CLKGEN_ISP0_ACLK 5
|
|
#define LIGHT_CLKGEN_ISP_RY_ACLK 6
|
|
#define LIGHT_CLKGEN_ISP_VENC_SHAKE_ACLK 7
|
|
#define LIGHT_CLKGEN_VIPRE_ACLK 8
|
|
#define LIGHT_CLKGEN_VISYS_SLAVE_HCLK 9
|
|
#define LIGHT_CLKGEN_ISP0_S_HCLK 10
|
|
#define LIGHT_CLKGEN_DW200_HCLK 11
|
|
#define LIGHT_CLKGEN_ISP_RY_HCLK 12
|
|
#define LIGHT_CLKGEN_MIPI_CSI0_PCLK 13
|
|
#define LIGHT_CLKGEN_MIPI_CSI0_FPCLK 14
|
|
#define LIGHT_CLKGEN_MIPI_CSI1_PCLK 15
|
|
#define LIGHT_CLKGEN_MIPI_CSI1_FPCLK 16
|
|
#define LIGHT_CLKGEN_MIPI_CSI2_PCLK 17
|
|
#define LIGHT_CLKGEN_MIPI_CSI2_FPCLK 18
|
|
#define LIGHT_CLKGEN_VIPRE_PCLK 19
|
|
#define LIGHT_CLKGEN_VISYS_PCLK 20
|
|
#define LIGHT_CLKGEN_VISYS_SYSREG_PCLK 21
|
|
#define LIGHT_CLKGEN_ISP_VENC_SHAKE_PCLK 22
|
|
#define LIGHT_CLKGEN_MIPI_CSI0_PIXCLK 23
|
|
#define LIGHT_CLKGEN_MIPI_CSI1_PIXCLK 24
|
|
#define LIGHT_CLKGEN_MIPI_CSI2_PIXCLK 25
|
|
#define LIGHT_CLKGEN_VIPRE_PIXELCLK 26
|
|
#define LIGHT_CLKGEN_ISP_PIXELCLK 27
|
|
#define LIGHT_CLKGEN_MIPI_CSI0_CFG_CLK 28
|
|
#define LIGHT_CLKGEN_MIPI_CSI1_CFG_CLK 29
|
|
#define LIGHT_CLKGEN_MIPI_CSI2_CFG_CLK 30
|
|
#define LIGHT_CLKGEN_DW200_CLK_VSE 31
|
|
#define LIGHT_CLKGEN_DW200_CLK_DWE 32
|
|
#define LIGHT_CLKGEN_ISP0_CLK 33
|
|
#define LIGHT_CLKGEN_ISP1_CLK 34
|
|
#define LIGHT_CLKGEN_ISP_RY_CCLK 35
|
|
#define LIGHT_CLKGEN_MIPI_CSI_SCANBYTECLK 36
|
|
#define LIGHT_CLKGEN_MIPI_CSI_SCANCLK 37
|
|
#define LIGHT_CLKGEN_ISP1_PIXELCLK 38
|
|
#define LIGHT_CLKGEN_ISP0_PIXELCLK 39
|
|
#define LIGHT_CLKGEN_ISP1_HCLK 40
|
|
#define LIGHT_CLKGEN_ISP0_HCLK 41
|
|
#define LIGHT_CLKGEN_ISP1_ACLK 42
|
|
#define LIGHT_CLKGEN_VISYS_CLK_END 43
|
|
|
|
#endif
|