mirror of
https://github.com/revyos/thead-kernel.git
synced 2026-09-16 20:32:19 +02:00
9e49618e75
Add a new driver npu-ax3386-gpl, default compile as module. The default generated modules are: - vha.ko - img_mem.ko - vha_info.ko Signed-off-by: Mingzheng Xing <xingmingzheng@iscas.ac.cn>
102 lines
4.8 KiB
C
102 lines
4.8 KiB
C
/*************************************************************************/ /*!
|
|
@Title Hardware definition file vha_tb.h
|
|
@Copyright Copyright (c) Imagination Technologies Ltd. All Rights Reserved
|
|
*/ /**************************************************************************/
|
|
|
|
/* **** Autogenerated C -- do not edit **** */
|
|
|
|
/*
|
|
*/
|
|
|
|
|
|
#ifndef _VHA_TB_H_
|
|
#define _VHA_TB_H_
|
|
|
|
#define VHA_TB_REVISION 1
|
|
|
|
/*
|
|
Register VHA_TB_MEM_CTRL
|
|
*/
|
|
#define VHA_TB_MEM_CTRL (0x0000U)
|
|
#define VHA_TB_MEM_CTRL_MASKFULL (IMG_UINT64_C(0x00000000FF800000))
|
|
#define VHA_TB_MEM_CTRL_MEM_READ_OUTSTANDING_SHIFT (24U)
|
|
#define VHA_TB_MEM_CTRL_MEM_READ_OUTSTANDING_CLRMSK (IMG_UINT64_C(0XFFFFFFFF00FFFFFF))
|
|
#define VHA_TB_MEM_CTRL_MEM_READ_8TIMES_OUT_SHIFT (23U)
|
|
#define VHA_TB_MEM_CTRL_MEM_READ_8TIMES_OUT_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFF7FFFFF))
|
|
#define VHA_TB_MEM_CTRL_MEM_READ_8TIMES_OUT_EN (IMG_UINT64_C(0X0000000000800000))
|
|
|
|
|
|
/*
|
|
Register VHA_TB_MEM_CTRL_EXT
|
|
*/
|
|
#define VHA_TB_MEM_CTRL_EXT (0x0010U)
|
|
#define VHA_TB_MEM_CTRL_EXT_MASKFULL (IMG_UINT64_C(0x0000000000170000))
|
|
#define VHA_TB_MEM_CTRL_EXT_MEM_ENCRYPT_SHIFT (20U)
|
|
#define VHA_TB_MEM_CTRL_EXT_MEM_ENCRYPT_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFEFFFFF))
|
|
#define VHA_TB_MEM_CTRL_EXT_MEM_ENCRYPT_EN (IMG_UINT64_C(0X0000000000100000))
|
|
#define VHA_TB_MEM_CTRL_EXT_MEM_RDATA_INTERLEAVED_MODE_SHIFT (18U)
|
|
#define VHA_TB_MEM_CTRL_EXT_MEM_RDATA_INTERLEAVED_MODE_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFBFFFF))
|
|
#define VHA_TB_MEM_CTRL_EXT_MEM_RDATA_INTERLEAVED_MODE_EN (IMG_UINT64_C(0X0000000000040000))
|
|
#define VHA_TB_MEM_CTRL_EXT_MEM_WRESP_REORDER_MODE_SHIFT (17U)
|
|
#define VHA_TB_MEM_CTRL_EXT_MEM_WRESP_REORDER_MODE_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFDFFFF))
|
|
#define VHA_TB_MEM_CTRL_EXT_MEM_WRESP_REORDER_MODE_EN (IMG_UINT64_C(0X0000000000020000))
|
|
#define VHA_TB_MEM_CTRL_EXT_MEM_RDATA_REORDER_MODE_SHIFT (16U)
|
|
#define VHA_TB_MEM_CTRL_EXT_MEM_RDATA_REORDER_MODE_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFEFFFF))
|
|
#define VHA_TB_MEM_CTRL_EXT_MEM_RDATA_REORDER_MODE_EN (IMG_UINT64_C(0X0000000000010000))
|
|
|
|
|
|
/*
|
|
Register VHA_TB_VHA_IDLE_STATUS
|
|
*/
|
|
#define VHA_TB_VHA_IDLE_STATUS (0x0060U)
|
|
#define VHA_TB_VHA_IDLE_STATUS_MASKFULL (IMG_UINT64_C(0x0000000000000001))
|
|
#define VHA_TB_VHA_IDLE_STATUS_VHA_IDLE_SHIFT (0U)
|
|
#define VHA_TB_VHA_IDLE_STATUS_VHA_IDLE_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
|
|
#define VHA_TB_VHA_IDLE_STATUS_VHA_IDLE_EN (IMG_UINT64_C(0X0000000000000001))
|
|
|
|
|
|
/*
|
|
Register VHA_TB_VHA_IRQ_STATUS
|
|
*/
|
|
#define VHA_TB_VHA_IRQ_STATUS (0x0068U)
|
|
#define VHA_TB_VHA_IRQ_STATUS_MASKFULL (IMG_UINT64_C(0x0000000000000001))
|
|
#define VHA_TB_VHA_IRQ_STATUS_VHA_IRQ_SHIFT (0U)
|
|
#define VHA_TB_VHA_IRQ_STATUS_VHA_IRQ_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
|
|
#define VHA_TB_VHA_IRQ_STATUS_VHA_IRQ_EN (IMG_UINT64_C(0X0000000000000001))
|
|
|
|
|
|
/*
|
|
Register VHA_TB_MEM_WR_CTRL
|
|
*/
|
|
#define VHA_TB_MEM_WR_CTRL (0x0128U)
|
|
#define VHA_TB_MEM_WR_CTRL_MASKFULL (IMG_UINT64_C(0x00000000BFFF3FFF))
|
|
#define VHA_TB_MEM_WR_CTRL_MEM_WR_LATENCY_EN_SHIFT (31U)
|
|
#define VHA_TB_MEM_WR_CTRL_MEM_WR_LATENCY_EN_CLRMSK (IMG_UINT64_C(0XFFFFFFFF7FFFFFFF))
|
|
#define VHA_TB_MEM_WR_CTRL_MEM_WR_LATENCY_EN_EN (IMG_UINT64_C(0X0000000080000000))
|
|
#define VHA_TB_MEM_WR_CTRL_MEM_WR_LATENCY_MAX_SHIFT (16U)
|
|
#define VHA_TB_MEM_WR_CTRL_MEM_WR_LATENCY_MAX_CLRMSK (IMG_UINT64_C(0XFFFFFFFFC000FFFF))
|
|
#define VHA_TB_MEM_WR_CTRL_MEM_WR_LATENCY_MIN_SHIFT (0U)
|
|
#define VHA_TB_MEM_WR_CTRL_MEM_WR_LATENCY_MIN_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFC000))
|
|
|
|
|
|
/*
|
|
Register VHA_TB_MEM_RD_CTRL
|
|
*/
|
|
#define VHA_TB_MEM_RD_CTRL (0x0130U)
|
|
#define VHA_TB_MEM_RD_CTRL_MASKFULL (IMG_UINT64_C(0x00000000BFFF3FFF))
|
|
#define VHA_TB_MEM_RD_CTRL_MEM_RD_LATENCY_EN_SHIFT (31U)
|
|
#define VHA_TB_MEM_RD_CTRL_MEM_RD_LATENCY_EN_CLRMSK (IMG_UINT64_C(0XFFFFFFFF7FFFFFFF))
|
|
#define VHA_TB_MEM_RD_CTRL_MEM_RD_LATENCY_EN_EN (IMG_UINT64_C(0X0000000080000000))
|
|
#define VHA_TB_MEM_RD_CTRL_MEM_RD_LATENCY_MAX_SHIFT (16U)
|
|
#define VHA_TB_MEM_RD_CTRL_MEM_RD_LATENCY_MAX_CLRMSK (IMG_UINT64_C(0XFFFFFFFFC000FFFF))
|
|
#define VHA_TB_MEM_RD_CTRL_MEM_RD_LATENCY_MIN_SHIFT (0U)
|
|
#define VHA_TB_MEM_RD_CTRL_MEM_RD_LATENCY_MIN_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFC000))
|
|
|
|
|
|
#endif /* _VHA_TB_H_ */
|
|
|
|
/*****************************************************************************
|
|
End of file (vha_tb.h)
|
|
*****************************************************************************/
|
|
|