mirror of
https://github.com/thead-yocto-mirror/vi-kernel
synced 2026-07-20 06:48:08 +02:00
700 lines
20 KiB
C
Executable File
700 lines
20 KiB
C
Executable File
/****************************************************************************
|
|
*
|
|
* The MIT License (MIT)
|
|
*
|
|
* Copyright (c) 2020 VeriSilicon Holdings Co., Ltd.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*
|
|
*****************************************************************************
|
|
*
|
|
* The GPL License (GPL)
|
|
*
|
|
* Copyright (c) 2020 VeriSilicon Holdings Co., Ltd.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program;
|
|
*
|
|
*****************************************************************************
|
|
*
|
|
* Note: This software is released under dual MIT and GPL licenses. A
|
|
* recipient may use this file under the terms of either the MIT license or
|
|
* GPL License. If you wish to use only one license not the other, you can
|
|
* indicate your decision by deleting one of the above license notices in your
|
|
* version of this file.
|
|
*
|
|
*****************************************************************************/
|
|
#ifdef __KERNEL__
|
|
#include "vse_driver.h"
|
|
#else
|
|
#include <linux/videodev2.h>
|
|
#include <stdlib.h>
|
|
#include <string.h>
|
|
#endif
|
|
#include "vse_ioctl.h"
|
|
#include "vse_regs.h"
|
|
|
|
#ifndef __KERNEL__
|
|
#ifdef HAL_CMODEL
|
|
#define VSE_REGISTER_OFFSET 0
|
|
#else
|
|
#define VSE_REGISTER_OFFSET 0x500000
|
|
#endif
|
|
|
|
#define VSE_REGISTER_CTL 0x308254
|
|
|
|
pVseReadBar g_read_func;
|
|
pVseWriteBar g_write_func;
|
|
|
|
void vse_set_func(pVseReadBar read_func, pVseWriteBar write_func)
|
|
{
|
|
g_read_func = read_func;
|
|
g_write_func = write_func;
|
|
}
|
|
|
|
void vse_write_reg(struct vse_ic_dev *dev, u32 offset, u32 val)
|
|
{
|
|
g_write_func(VSE_REGISTER_OFFSET + offset, val);
|
|
}
|
|
|
|
u32 vse_read_reg(struct vse_ic_dev *dev, u32 offset)
|
|
{
|
|
u32 data;
|
|
|
|
g_read_func(VSE_REGISTER_OFFSET + offset, &data);
|
|
return data;
|
|
}
|
|
|
|
long vse_copy_data(void *dst, void *src, int size)
|
|
{
|
|
if (dst != src)
|
|
memcpy(dst, src, size);
|
|
return 0;
|
|
}
|
|
#else
|
|
|
|
void vse_write_reg(struct vse_ic_dev *dev, u32 offset, u32 val)
|
|
{
|
|
__raw_writel(val, dev->base + offset);
|
|
}
|
|
|
|
u32 vse_read_reg(struct vse_ic_dev *dev, u32 offset)
|
|
{
|
|
return __raw_readl(dev->base + offset);
|
|
}
|
|
|
|
#endif
|
|
|
|
int vse_reset(struct vse_ic_dev *dev)
|
|
{
|
|
pr_info("enter %s\n", __func__);
|
|
|
|
#ifdef VSE_REG_RESET
|
|
__raw_writel(0, dev->reset);
|
|
__raw_writel(1, dev->reset);
|
|
#endif
|
|
vse_write_reg(dev, VSE_REG_CTRL, 0x100);
|
|
return 0;
|
|
}
|
|
|
|
void vse_triger_dma_read(struct vse_ic_dev *dev)
|
|
{
|
|
u32 reg = vse_read_reg(dev, VSE_REG_CTRL);
|
|
|
|
REG_SET_BIT(reg, VSE_CONTROL_DMA_FRAME_START_BIT, 1);
|
|
vse_write_reg(dev, VSE_REG_CTRL, reg);
|
|
vse_write_reg(dev, VSE_REG_DMA_CTRL, 5);
|
|
}
|
|
|
|
void setMIBaseAddress(struct vse_ic_dev *dev, u32 width, u32 height, u32 format,
|
|
u64 addr, int channel)
|
|
{
|
|
u32 stride = ALIGN_UP(width, 16);
|
|
u32 crSize = 0;
|
|
u32 yBaseAddr = addr;
|
|
u32 regAddress = VSE_MI_BASE(channel);
|
|
u32 crBaseAddr = 0;
|
|
u32 ysize = stride * height;
|
|
u32 cbSize = ysize;
|
|
u32 cbBaseAddr = yBaseAddr + ysize;
|
|
|
|
if (ysize == 0)
|
|
return;
|
|
|
|
switch (format) {
|
|
case MEDIA_PIX_FMT_YUV420SP:
|
|
cbSize /= 2;
|
|
crSize = 0;
|
|
break;
|
|
case MEDIA_PIX_FMT_YUV422SP:
|
|
break;
|
|
case MEDIA_PIX_FMT_YUV444:
|
|
case MEDIA_PIX_FMT_RGB888P:
|
|
crSize = ysize;
|
|
crBaseAddr = cbBaseAddr + cbSize;
|
|
break;
|
|
case MEDIA_PIX_FMT_RGB888: /* only supoort RGB interleave format. RGB RGB RGB .. */
|
|
ysize *= 3;
|
|
cbSize = 0;
|
|
cbBaseAddr = 0;
|
|
break;
|
|
}
|
|
|
|
vse_write_reg(dev, regAddress + VSE_REG_MI_Y_BASE_ADDR_INIT, yBaseAddr);
|
|
vse_write_reg(dev, regAddress + VSE_REG_MI_Y_SIZE_INIT, ysize);
|
|
vse_write_reg(dev, regAddress + VSE_REG_MI_CB_BASE_ADDR_INIT,
|
|
cbBaseAddr);
|
|
vse_write_reg(dev, regAddress + VSE_REG_MI_CB_SIZE_INIT, cbSize);
|
|
vse_write_reg(dev, regAddress + VSE_REG_MI_CR_BASE_ADDR_INIT,
|
|
crBaseAddr);
|
|
vse_write_reg(dev, regAddress + VSE_REG_MI_CR_SIZE_INIT, crSize);
|
|
}
|
|
|
|
int vse_start_dma_read(struct vse_ic_dev *dev, u64 addr)
|
|
{
|
|
u32 writeFormat = 0;
|
|
u32 writeString = 0;
|
|
u32 reg = 0;
|
|
u32 address = VSE_REG_DMA_FORMAT;
|
|
u32 width = dev->params.src_w;
|
|
u32 height = dev->params.src_h;
|
|
u32 format = dev->params.in_format;
|
|
u32 ysize, cbSize;
|
|
u32 yBaseAddr, cbBaseAddr, crBaseAddr;
|
|
u32 stride;
|
|
|
|
switch (format) {
|
|
case MEDIA_PIX_FMT_YUV422SP:
|
|
writeFormat = 1;
|
|
writeString = 0;
|
|
break;
|
|
case MEDIA_PIX_FMT_YUV422I:
|
|
writeFormat = 1;
|
|
writeString = 1;
|
|
break;
|
|
case MEDIA_PIX_FMT_YUV420SP:
|
|
writeFormat = 0;
|
|
writeString = 0;
|
|
break;
|
|
}
|
|
|
|
reg = vse_read_reg(dev, address);
|
|
REG_SET_MASK(reg, VSE_MI_FORMAT_WR_FMT_ALIGNED, 0);
|
|
REG_SET_MASK(reg, VSE_MI_FORMAT_WR_YUV_STR, writeString);
|
|
REG_SET_MASK(reg, VSE_MI_FORMAT_WR_YUV_FMT, writeFormat);
|
|
REG_SET_MASK(reg, VSE_MI_FORMAT_WR_YUV_10BIT, 0);
|
|
vse_write_reg(dev, address, reg);
|
|
stride = ALIGN_UP(width, 16);
|
|
vse_write_reg(dev, VSE_REG_DMA_Y_PIC_WIDTH, width);
|
|
vse_write_reg(dev, VSE_REG_DMA_Y_PIC_HEIGHT, height);
|
|
vse_write_reg(dev, VSE_REG_DMA_Y_PIC_STRIDE, stride);
|
|
ysize = stride * height;
|
|
cbSize = ysize;
|
|
yBaseAddr = addr;
|
|
cbBaseAddr = yBaseAddr + ysize;
|
|
crBaseAddr = 0;
|
|
|
|
if (format == MEDIA_PIX_FMT_YUV420SP) {
|
|
cbSize /= 2;
|
|
} else if (format == MEDIA_PIX_FMT_YUV422I) {
|
|
cbSize /= 2;
|
|
crBaseAddr = cbBaseAddr + cbSize;
|
|
}
|
|
vse_write_reg(dev, VSE_REG_Y_PIC_START_ADDR, yBaseAddr);
|
|
vse_write_reg(dev, VSE_REG_CB_PIC_START_ADDR, cbBaseAddr);
|
|
vse_write_reg(dev, VSE_REG_CR_PIC_START_ADDR, crBaseAddr);
|
|
vse_triger_dma_read(dev);
|
|
return 0;
|
|
}
|
|
|
|
void setFormatConvPack(struct vse_ic_dev *dev, u32 enable, int channel)
|
|
{
|
|
u32 reg;
|
|
u32 address = VSE_RSZBASE(channel) + VSE_REG_FORMAT_CONV_CTRL;
|
|
|
|
reg = vse_read_reg(dev, address);
|
|
REG_SET_MASK(reg, VSE_FORMAT_CONV_ENABLE_PACK, enable);
|
|
vse_write_reg(dev, address, reg);
|
|
}
|
|
|
|
void setFormatConvFull(struct vse_ic_dev *dev, u32 y_full, u32 cbcr_full,
|
|
u32 noco422, int channel)
|
|
{
|
|
u32 reg;
|
|
u32 address = VSE_RSZBASE(channel) + VSE_REG_FORMAT_CONV_CTRL;
|
|
|
|
reg = vse_read_reg(dev, address);
|
|
REG_SET_MASK(reg, VSE_FORMAT_CONV_Y_FULL, y_full);
|
|
REG_SET_MASK(reg, VSE_FORMAT_CONV_CBCR_FULL, cbcr_full);
|
|
REG_SET_MASK(reg, VSE_FORMAT_CONV_CONFIG_422NOCO, 0);
|
|
vse_write_reg(dev, address, reg);
|
|
}
|
|
|
|
static u32 format_conv_map[] = { 2, 2, 1, 3, 6, 6 };
|
|
|
|
void setFormatConvFormat(struct vse_ic_dev *dev, u32 inputFormat,
|
|
u32 outputFormat, int channel)
|
|
{
|
|
u32 reg;
|
|
u32 address = VSE_RSZBASE(channel) + VSE_REG_FORMAT_CONV_CTRL;
|
|
|
|
if (inputFormat == MEDIA_PIX_FMT_YUV420SP
|
|
&& outputFormat == MEDIA_PIX_FMT_YUV420SP) {
|
|
} else if (inputFormat == MEDIA_PIX_FMT_YUV422SP
|
|
&& outputFormat == MEDIA_PIX_FMT_YUV420SP) {
|
|
inputFormat = MEDIA_PIX_FMT_YUV420SP;
|
|
} else if (inputFormat == MEDIA_PIX_FMT_YUV420SP
|
|
&& outputFormat != MEDIA_PIX_FMT_YUV420SP) {
|
|
inputFormat = MEDIA_PIX_FMT_YUV422SP;
|
|
}
|
|
|
|
reg = vse_read_reg(dev, address);
|
|
REG_SET_MASK(reg, VSE_FORMAT_CONV_OUTPUT_FORMAT,
|
|
format_conv_map[outputFormat]);
|
|
REG_SET_MASK(reg, VSE_FORMAT_CONV_INPUT_FORMAT,
|
|
format_conv_map[inputFormat]);
|
|
vse_write_reg(dev, address, reg);
|
|
}
|
|
|
|
void setInputSize(struct vse_ic_dev *dev, u32 width, u32 height)
|
|
{
|
|
u32 reg = ((height & 0x1FFF) << 16) | (width & 0x1FFF);
|
|
|
|
vse_write_reg(dev, VSE_REG_IN_SIZE, reg);
|
|
}
|
|
|
|
void setCropSize(struct vse_ic_dev *dev, u32 left, u32 right, u32 top,
|
|
u32 bottom, int channel)
|
|
{
|
|
u32 hreg = ((right & 0x1FFF) << 16) | (left & 0x1FFF);
|
|
u32 vreg = ((bottom & 0x1FFF) << 16) | (top & 0x1FFF);
|
|
|
|
vse_write_reg(dev, VSE_RSZBASE(channel) + VSE_RSZ_CROP_XDIR, hreg);
|
|
vse_write_reg(dev, VSE_RSZBASE(channel) + VSE_RSZ_CROP_YDIR, vreg);
|
|
}
|
|
|
|
void updateResizeControl(struct vse_ic_dev *dev, u32 reg, int channel)
|
|
{
|
|
u32 address = VSE_RSZBASE(channel);
|
|
|
|
vse_write_reg(dev, address, reg);
|
|
}
|
|
|
|
void resizeControlAutoUpdate(struct vse_ic_dev *dev, u32 autoUpdate,
|
|
int channel)
|
|
{
|
|
u32 reg;
|
|
u32 address = VSE_RSZBASE(channel);
|
|
|
|
reg = vse_read_reg(dev, address);
|
|
REG_SET_BIT(reg, VSE_RESIZE_CONTROL_AUTO_UPDATE_BIT, autoUpdate);
|
|
vse_write_reg(dev, address, reg);
|
|
}
|
|
|
|
void resizeControlConfigUpdate(struct vse_ic_dev *dev, u32 configUpdate,
|
|
int channel)
|
|
{
|
|
u32 reg;
|
|
u32 address = VSE_RSZBASE(channel);
|
|
|
|
reg = vse_read_reg(dev, address);
|
|
REG_SET_BIT(reg, VSE_RESIZE_CONTROL_CONFIG_UPDATE_BIT, configUpdate);
|
|
vse_write_reg(dev, address, reg);
|
|
}
|
|
|
|
void resizeControlEnableCrop(struct vse_ic_dev *dev, u32 enable, int channel)
|
|
{
|
|
u32 reg;
|
|
u32 address = VSE_RSZBASE(channel);
|
|
|
|
reg = vse_read_reg(dev, address);
|
|
REG_SET_BIT(reg, VSE_RESIZE_CONTROL_CROP_ENABLE_BIT, enable);
|
|
vse_write_reg(dev, address, reg);
|
|
}
|
|
|
|
void updateVseControl(struct vse_ic_dev *dev, u32 inputChannel, u32 inputFormat,
|
|
u32 enbalePath0, u32 enbalePath1, u32 enbalePath2,
|
|
u32 autoUpdate, u32 configUpdate)
|
|
{
|
|
u32 reg = 0;
|
|
|
|
REG_SET_BIT(reg, VSE_CONTROL_AUTO_UPDATE_BIT, autoUpdate);
|
|
REG_SET_BIT(reg, VSE_CONTROL_CONFIG_UPDATE_BIT, configUpdate);
|
|
REG_SET_BIT(reg, VSE_CONTROL_PATH0_ENABLE_BIT, enbalePath0);
|
|
REG_SET_BIT(reg, VSE_CONTROL_PATH1_ENABLE_BIT, enbalePath1);
|
|
REG_SET_BIT(reg, VSE_CONTROL_PATH2_ENABLE_BIT, enbalePath2);
|
|
|
|
REG_SET_MASK(reg, VSE_CONTROL_INPUT_SELECT, inputChannel);
|
|
REG_SET_MASK(reg, VSE_CONTROL_INPUT_FORMAT, inputFormat);
|
|
vse_write_reg(dev, VSE_REG_CTRL, reg);
|
|
|
|
/* BUS ID and BUS CONFIG, hardcode here, user need adjust it on their hardware. */
|
|
vse_write_reg(dev, VSE_REG_MI0_BUS_ID, 0x01000108);
|
|
vse_write_reg(dev, 0x000003e0, 0x001000fa);
|
|
vse_write_reg(dev, 0x000003e8, 0x924c5214);
|
|
vse_write_reg(dev, 0x000003f0, 0x100000fa);
|
|
vse_write_reg(dev, 0x000003f4, 0x01000108);
|
|
vse_write_reg(dev, 0x000003f8, 0x924c5214);
|
|
}
|
|
|
|
void enableMIControl(struct vse_ic_dev *dev, u32 enable, int channel)
|
|
{
|
|
u32 reg = vse_read_reg(dev, VSE_REG_MI_CTRL);
|
|
|
|
REG_SET_BIT(reg, channel, enable);
|
|
REG_SET_BIT(reg, VSE_MI_CONTROL_RDMA_ENABLE_BIT, 1);
|
|
vse_write_reg(dev, VSE_REG_MI_CTRL, reg);
|
|
}
|
|
|
|
void setMIBufferInfo(struct vse_ic_dev *dev, u32 width, u32 height, u32 format,
|
|
u32 is10Bit, u32 aligned, int channel)
|
|
{
|
|
u32 writeFormat = 0;
|
|
u32 writeString = 0;
|
|
u32 reg = 0;
|
|
u32 address;
|
|
|
|
u32 stride = ALIGN_UP(width, 16);
|
|
u32 size = stride * height;
|
|
|
|
vse_write_reg(dev, VSE_MI_BASE(channel) + VSE_REG_MI_Y_LENGTH, stride);
|
|
vse_write_reg(dev, VSE_MI_BASE(channel) + VSE_REG_MI_Y_PIC_WIDTH,
|
|
width);
|
|
vse_write_reg(dev, VSE_MI_BASE(channel) + VSE_REG_MI_Y_PIC_HEIGHT,
|
|
height);
|
|
vse_write_reg(dev, VSE_MI_BASE(channel) + VSE_REG_MI_Y_PIC_SIZE, size);
|
|
|
|
switch (format) {
|
|
case MEDIA_PIX_FMT_YUV422SP:
|
|
writeFormat = 1;
|
|
writeString = 0;
|
|
break;
|
|
case MEDIA_PIX_FMT_YUV422I:
|
|
writeFormat = 1;
|
|
writeString = 1;
|
|
break;
|
|
case MEDIA_PIX_FMT_YUV420SP:
|
|
writeFormat = 0;
|
|
writeString = 0;
|
|
break;
|
|
case MEDIA_PIX_FMT_YUV444:
|
|
writeFormat = 2;
|
|
writeString = 2;
|
|
break;
|
|
case MEDIA_PIX_FMT_RGB888:
|
|
writeFormat = 2;
|
|
writeString = 1;
|
|
break;
|
|
case MEDIA_PIX_FMT_RGB888P:
|
|
writeFormat = 2;
|
|
writeString = 2;
|
|
break;
|
|
}
|
|
|
|
address = VSE_MI_BASE(channel) + VSE_REG_MI_FMT;
|
|
reg = vse_read_reg(dev, address);
|
|
REG_SET_MASK(reg, VSE_MI_FORMAT_WR_FMT_ALIGNED, aligned);
|
|
REG_SET_MASK(reg, VSE_MI_FORMAT_WR_YUV_STR, writeString);
|
|
REG_SET_MASK(reg, VSE_MI_FORMAT_WR_YUV_FMT, writeFormat);
|
|
REG_SET_MASK(reg, VSE_MI_FORMAT_WR_YUV_10BIT, is10Bit);
|
|
vse_write_reg(dev, address, reg);
|
|
}
|
|
|
|
void setMIControlConfig(struct vse_ic_dev *dev, u32 enableOffset,
|
|
u32 enableUpdateBaseAddress, u32 configUpdate, u32 skip,
|
|
u32 autoUpdate, u32 enablePingpong, int channel)
|
|
{
|
|
u32 reg = 0;
|
|
|
|
REG_SET_BIT(reg, VSE_MI_PATH_INIT_OFFSET_EN_BIT, enableOffset);
|
|
REG_SET_BIT(reg, VSE_MI_PATH_INIT_BASE_EN_BIT, enableUpdateBaseAddress);
|
|
REG_SET_BIT(reg, VSE_MI_PATH_CONFIG_UPDATE_BIT, configUpdate);
|
|
REG_SET_BIT(reg, VSE_MI_PATH_ENABLE_SKIP_BIT, skip);
|
|
REG_SET_BIT(reg, VSE_MI_PATH_AUTO_UPDATE_BIT, autoUpdate);
|
|
REG_SET_BIT(reg, VSE_MI_PATH_ENABLE_PINGPONG_BIT, enablePingpong);
|
|
vse_write_reg(dev, VSE_MI_BASE(channel), reg);
|
|
}
|
|
|
|
u32 vse_get_scale_factor(int src, int dst)
|
|
{
|
|
if (dst >= src) {
|
|
return ((65536 * (src - 1)) / (dst - 1));
|
|
} else if (dst < src) {
|
|
return ((65536 * (dst - 1)) / (src - 1)) + 1;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
void setScaleFactor(struct vse_ic_dev *dev, u32 src_w, u32 src_h, u32 dst_w,
|
|
u32 dst_h, u32 inputFormat, u32 outputFormat, int channel)
|
|
{
|
|
bool hyup, vyup, hcup, vcup;
|
|
u32 scale_factor = vse_get_scale_factor(src_w, dst_w);
|
|
u32 address = VSE_RSZBASE(channel);
|
|
u32 reg = vse_read_reg(dev, address);
|
|
|
|
vse_write_reg(dev, VSE_RSZBASE(channel) + VSE_RSZ_SCALE_HY,
|
|
scale_factor);
|
|
scale_factor = vse_get_scale_factor(src_h, dst_h);
|
|
vse_write_reg(dev, VSE_RSZBASE(channel) + VSE_RSZ_SCALE_VY,
|
|
scale_factor);
|
|
REG_SET_BIT(reg, VSE_RESIZE_CONTROL_SCALE_VY_ENABLE_BIT,
|
|
((src_h != dst_h) & 0x01));
|
|
REG_SET_BIT(reg, VSE_RESIZE_CONTROL_SCALE_HY_ENABLE_BIT,
|
|
((src_w != dst_w) & 0x01));
|
|
hyup = src_w < dst_w;
|
|
vyup = src_h < dst_h;
|
|
|
|
/* Format conv module doesn't support convert other formats to YUV420SP.
|
|
doesn't support convert 420SP to other formats too.
|
|
so scale down/up cbcr here.
|
|
*/
|
|
src_w /= 2;
|
|
dst_w /= 2;
|
|
if (inputFormat == MEDIA_PIX_FMT_YUV420SP
|
|
&& outputFormat == MEDIA_PIX_FMT_YUV420SP) {
|
|
src_h /= 2;
|
|
dst_h /= 2;
|
|
} else if (inputFormat == MEDIA_PIX_FMT_YUV422SP
|
|
&& outputFormat == MEDIA_PIX_FMT_YUV420SP) {
|
|
/* scale 422 to 420 */
|
|
dst_h /= 2;
|
|
} else if (inputFormat == MEDIA_PIX_FMT_YUV420SP
|
|
&& outputFormat != MEDIA_PIX_FMT_YUV420SP) {
|
|
/* scale 420 to 422
|
|
cbcr width*2, use input buffer as 422SP */
|
|
src_h /= 2;
|
|
}
|
|
|
|
hcup = src_w < dst_w;
|
|
vcup = src_h < dst_h;
|
|
scale_factor = vse_get_scale_factor(src_w, dst_w);
|
|
vse_write_reg(dev, VSE_RSZBASE(channel) + VSE_RSZ_SCALE_HCB,
|
|
scale_factor);
|
|
vse_write_reg(dev, VSE_RSZBASE(channel) + VSE_RSZ_SCALE_HCR,
|
|
scale_factor);
|
|
scale_factor = vse_get_scale_factor(src_h, dst_h);
|
|
vse_write_reg(dev, VSE_RSZBASE(channel) + VSE_RSZ_SCALE_VC,
|
|
scale_factor);
|
|
|
|
REG_SET_BIT(reg, VSE_RESIZE_CONTROL_SCALE_VCUP_BIT, vcup);
|
|
REG_SET_BIT(reg, VSE_RESIZE_CONTROL_SCALE_VYUP_BIT, vyup);
|
|
REG_SET_BIT(reg, VSE_RESIZE_CONTROL_SCALE_HCUP_BIT, hcup);
|
|
REG_SET_BIT(reg, VSE_RESIZE_CONTROL_SCALE_HYUP_BIT, hyup);
|
|
REG_SET_BIT(reg, VSE_RESIZE_CONTROL_SCALE_VC_ENABLE_BIT,
|
|
(src_h != dst_h));
|
|
REG_SET_BIT(reg, VSE_RESIZE_CONTROL_SCALE_HC_ENABLE_BIT,
|
|
(src_w != dst_w));
|
|
vse_write_reg(dev, address, reg);
|
|
}
|
|
|
|
int vse_read_irq(struct vse_ic_dev *dev, u32 *ret)
|
|
{
|
|
pr_info("enter %s\n", __func__);
|
|
*ret = vse_read_reg(dev, VSE_REG_MI_MSI);
|
|
return 0;
|
|
}
|
|
|
|
int vse_clear_irq(struct vse_ic_dev *dev)
|
|
{
|
|
pr_info("enter %s\n", __func__);
|
|
vse_write_reg(dev, VSE_REG_MI_MSI, 0);
|
|
return 0;
|
|
}
|
|
|
|
int vse_mask_irq(struct vse_ic_dev *dev, u32 mask)
|
|
{
|
|
pr_info("enter %s 0x%08x\n", __func__, mask);
|
|
vse_write_reg(dev, VSE_REG_MI_IMSC, mask);
|
|
return 0;
|
|
}
|
|
|
|
int vse_ioc_qcap(struct vse_ic_dev *dev, void *args)
|
|
{
|
|
struct v4l2_capability *cap = (struct v4l2_capability *)args;
|
|
|
|
strcpy((char *)cap->driver, "viv_vse");
|
|
return 0;
|
|
}
|
|
|
|
int vse_update_buffers(struct vse_ic_dev *dev, u64 *addr)
|
|
{
|
|
struct vse_params *param = &dev->params;
|
|
struct vse_mi_settings *mi = param->mi_settings;
|
|
int i = 0;
|
|
|
|
pr_info("enter %s\n", __func__);
|
|
for (; i < 3; i++) {
|
|
if (addr[i] != 0) {
|
|
setMIBaseAddress(dev, mi[i].width, mi[i].height,
|
|
mi[i].out_format, addr[i], i);
|
|
}
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
int vse_update_mi_info(struct vse_ic_dev *dev)
|
|
{
|
|
struct vse_params *param = &dev->params;
|
|
struct vse_mi_settings *mi = param->mi_settings;
|
|
int i = 0;
|
|
|
|
pr_info("enter %s\n", __func__);
|
|
|
|
for (; i < 3; i++) {
|
|
if (!mi[i].enable)
|
|
continue;
|
|
setMIBufferInfo(dev, mi[i].width, mi[i].height,
|
|
mi[i].out_format, false, false, i);
|
|
enableMIControl(dev, mi[i].enable, i);
|
|
setMIControlConfig(dev, true, true, true, false, true, false,
|
|
i);
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
int vse_s_params(struct vse_ic_dev *dev)
|
|
{
|
|
struct vse_params *param = &dev->params;
|
|
int i = 0;
|
|
int input_select = 0;
|
|
int crop_w, crop_h, scale_w, scale_h;
|
|
struct vse_crop_size *cropSize;
|
|
struct vse_size *outputSize;
|
|
|
|
pr_info("enter %s\n", __func__);
|
|
setInputSize(dev, param->src_w, param->src_h);
|
|
|
|
for (; i < 3; i++) {
|
|
if (!param->resize_enable[i])
|
|
continue;
|
|
cropSize = ¶m->crop_size[i];
|
|
outputSize = ¶m->out_size[i];
|
|
crop_w = cropSize->right - cropSize->left + 1;
|
|
crop_h = cropSize->bottom - cropSize->top + 1;
|
|
scale_w = param->src_w;
|
|
scale_h = param->src_h;
|
|
if (crop_w > 1 && crop_h > 1) {
|
|
resizeControlEnableCrop(dev, 1, i);
|
|
setCropSize(dev, cropSize->left, cropSize->right,
|
|
cropSize->top, cropSize->bottom, i);
|
|
scale_w = crop_w;
|
|
scale_h = crop_h;
|
|
} else {
|
|
resizeControlEnableCrop(dev, 0, i);
|
|
}
|
|
|
|
/* ONLY SUPPORT Semiplanar NOW, all enable pack */
|
|
setFormatConvPack(dev, true, i);
|
|
setFormatConvFull(dev, true, true, false, i);
|
|
setFormatConvFormat(dev, param->in_format,
|
|
param->format_conv[i].out_format, i);
|
|
setScaleFactor(dev, scale_w, scale_h, outputSize->width,
|
|
outputSize->height, param->in_format,
|
|
param->format_conv[i].out_format, i);
|
|
resizeControlAutoUpdate(dev, 1, i);
|
|
resizeControlConfigUpdate(dev, 1, i);
|
|
}
|
|
|
|
#ifndef HAL_CMODEL
|
|
input_select = param->input_select;
|
|
#endif
|
|
updateVseControl(dev, input_select, param->in_format,
|
|
param->resize_enable[0],
|
|
param->resize_enable[1],
|
|
param->resize_enable[2], true, true);
|
|
return 0;
|
|
}
|
|
|
|
long vse_priv_ioctl(struct vse_ic_dev *dev, unsigned int cmd, void *args)
|
|
{
|
|
int ret = -1;
|
|
|
|
switch (cmd) {
|
|
case VSEIOC_RESET:
|
|
ret = vse_reset(dev);
|
|
break;
|
|
case VSEIOC_S_PARAMS:
|
|
viv_check_retval(copy_from_user
|
|
(&dev->params, args, sizeof(dev->params)));
|
|
ret = vse_s_params(dev);
|
|
break;
|
|
case VSEIOC_CLEAR_IRQ:
|
|
ret = vse_clear_irq(dev);
|
|
break;
|
|
case VSEIOC_READ_IRQ:{
|
|
u32 irq = 0;
|
|
ret = vse_read_irq(dev, &irq);
|
|
viv_check_retval(copy_to_user(args, &irq, sizeof(irq)));
|
|
break;
|
|
}
|
|
case VSEIOC_START_DMA_READ:{
|
|
u64 addr;
|
|
viv_check_retval(copy_from_user
|
|
(&addr, args, sizeof(addr)));
|
|
ret = vse_start_dma_read(dev, addr);
|
|
break;
|
|
}
|
|
case VSEIOC_U_MI_INFO:
|
|
ret = vse_update_mi_info(dev);
|
|
break;
|
|
case VSEIOC_U_BUFFER:{
|
|
u64 addrs[3];
|
|
viv_check_retval(copy_from_user
|
|
(addrs, args, sizeof(addrs)));
|
|
vse_update_buffers(dev, addrs);
|
|
break;
|
|
}
|
|
case VSEIOC_MASK_IRQ:{
|
|
u32 mask;
|
|
viv_check_retval(copy_from_user
|
|
(&mask, args, sizeof(mask)));
|
|
vse_mask_irq(dev, mask);
|
|
break;
|
|
}
|
|
case VIDIOC_QUERYCAP:
|
|
ret = vse_ioc_qcap(dev, args);
|
|
break;
|
|
default:
|
|
pr_err("unsupported vse command %d", cmd);
|
|
break;
|
|
}
|
|
return ret;
|
|
}
|
|
|
|
int vvnative_vse_init(struct vse_ic_dev *dev)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
int vvnative_vse_deinit(struct vse_ic_dev *dev)
|
|
{
|
|
return 0;
|
|
}
|