funkey/FunKey-Project.github.io
1
0
Fork 0
mirror of https://github.com/FunKey-Project/FunKey-Project.github.io.git synced 2026-03-19 10:22:42 +01:00
Code Issues Actions Packages Projects Releases Wiki Activity

simplify lightbox tags

Browse Source 
Signed-off-by: Michel-FK <michel.stempin@funkey-project.com>
This commit is contained in:
Michel-FK
2021-01-31 09:34:34 +01:00
parent 961bb04604
commit 9586c14721
20 changed files with 133 additions and 133 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
docs/developers/hardware_ref/power/decoupling.md
View File

@@ -97,7 +97,7 @@ are used for much lower currents and much briefer periods (typically
The last part of the FunKey schematics merely contains only decoupling
capacitors:
![Decoupling Schematics](/assets/images/Decoupling_Schematics.png){: .lightbox}
![Decoupling Schematics](/assets/images/Decoupling_Schematics.png){.lightbox}
One exception is the Allwinner V3s CPU HPR/HPL circuit which features
an RC-to-ground circuit between the amplifier and the preamplifier

2
docs/developers/hardware_ref/power/dram.md
View File

@@ -19,7 +19,7 @@ Design][2].
Here is the corresponding DRAM Power schematics:
![DRAM Power Schematics](/assets/images/DRAM_Power_Schematics.png){: .lightbox}
![DRAM Power Schematics](/assets/images/DRAM_Power_Schematics.png){.lightbox}
Nothing very fancy here: the SMPS chip **U4** has its required input
filter capacitor **C37** and output capacitors **C65** and **C73**.

6
docs/developers/hardware_ref/power/pmic.md
View File

@@ -28,7 +28,7 @@ Their AXP20x products are highly-integrated PMICs that are optimized
for applications requiring single-cell Li-battery (Li-Ion/Polymer),
multiple output DC-DC converters and LDOs. Here is a block diagram:
![PMIC Block Diagram](/assets/images/AXP20x_Block_Diagram.png){: .lightbox}
![PMIC Block Diagram](/assets/images/AXP20x_Block_Diagram.png){.lightbox}
The AXP20x features:
@@ -88,7 +88,7 @@ schematics for using an AXP203 to supply the power to a V3s-based
dashboard camera design. It follows closely the application diagram
provided in the AXP20x datasheets:
![AXP20x Application Diagram](/assets/images/AXP20x_Application_Diagram.png){: .lightbox}
![AXP20x Application Diagram](/assets/images/AXP20x_Application_Diagram.png){.lightbox}
More hints are provided in our self-translated [V3s Hardware Design
Guide][10] (page 7) too.
@@ -110,7 +110,7 @@ S** device only uses 2 out of the 5 integrated LDOs:
Here are the PMIC schematics:
![PMIC Schematics](/assets/images/PMIC_Schematics.png){: .lightbox}
![PMIC Schematics](/assets/images/PMIC_Schematics.png){.lightbox}
These schematics may look intimidating and complex, but they are in
fact just a collection of simple basic elements, and it is actually