pcb wip
This commit is contained in:
ikari
parent
6fd86e131e
commit
3ad5cd60d2
@ -1,4 +1,4 @@
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:10:46 AM CEST
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:25:04 AM CEST
|
||||
LIBS:power
|
||||
LIBS:device
|
||||
LIBS:transistors
|
||||
@ -826,9 +826,9 @@ Text GLabel 5350 9400 0 50 Input ~ 0
|
||||
SNES_CPU_CLK
|
||||
Text GLabel 5350 9500 0 50 Input ~ 0
|
||||
SNES_/WR
|
||||
Text GLabel 11350 9350 2 50 BiDi ~ 0
|
||||
Text GLabel 11350 9250 2 50 BiDi ~ 0
|
||||
SNES_/IRQ
|
||||
Text GLabel 11350 9250 2 50 Output ~ 0
|
||||
Text GLabel 11350 9350 2 50 Output ~ 0
|
||||
IRQ_DIR
|
||||
Text GLabel 5350 9600 0 50 BiDi ~ 0
|
||||
SNES_D3
|
||||
|
||||
@ -1,4 +1,4 @@
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:11:03 AM CEST
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:26:31 AM CEST
|
||||
LIBS:power
|
||||
LIBS:device
|
||||
LIBS:transistors
|
||||
@ -826,9 +826,9 @@ Text GLabel 5350 9400 0 50 Input ~ 0
|
||||
SNES_CPU_CLK
|
||||
Text GLabel 5350 9500 0 50 Input ~ 0
|
||||
SNES_/WR
|
||||
Text GLabel 11350 9350 2 50 BiDi ~ 0
|
||||
Text GLabel 11350 9250 2 50 BiDi ~ 0
|
||||
SNES_/IRQ
|
||||
Text GLabel 11350 9250 2 50 Output ~ 0
|
||||
Text GLabel 11350 9350 2 50 Output ~ 0
|
||||
IRQ_DIR
|
||||
Text GLabel 5350 9600 0 50 BiDi ~ 0
|
||||
SNES_D3
|
||||
|
||||
@ -1,4 +1,4 @@
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:10:46 AM CEST
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:25:04 AM CEST
|
||||
LIBS:power
|
||||
LIBS:device
|
||||
LIBS:transistors
|
||||
|
||||
@ -1,4 +1,4 @@
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:11:03 AM CEST
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:26:31 AM CEST
|
||||
LIBS:power
|
||||
LIBS:device
|
||||
LIBS:transistors
|
||||
|
||||
@ -1,4 +1,4 @@
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:11:03 AM CEST
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:26:31 AM CEST
|
||||
LIBS:power
|
||||
LIBS:device
|
||||
LIBS:transistors
|
||||
|
||||
@ -1,4 +1,4 @@
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:10:46 AM CEST
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:25:04 AM CEST
|
||||
LIBS:power
|
||||
LIBS:device
|
||||
LIBS:transistors
|
||||
|
||||
@ -1,4 +1,4 @@
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:11:03 AM CEST
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:26:31 AM CEST
|
||||
LIBS:power
|
||||
LIBS:device
|
||||
LIBS:transistors
|
||||
|
||||
@ -1,4 +1,4 @@
|
||||
EESchema-LIBRARY Version 2.3 Date: Mon 17 May 2010 01:10:46 AM CEST
|
||||
EESchema-LIBRARY Version 2.3 Date: Mon 17 May 2010 01:25:04 AM CEST
|
||||
#
|
||||
# +1.2V
|
||||
#
|
||||
|
||||
@ -1,4 +1,4 @@
|
||||
EESchema-LIBRARY Version 2.3 Date: Mon 17 May 2010 01:11:03 AM CEST
|
||||
EESchema-LIBRARY Version 2.3 Date: Mon 17 May 2010 01:26:31 AM CEST
|
||||
#
|
||||
# +1.2V
|
||||
#
|
||||
|
||||
@ -1,4 +1,4 @@
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:10:46 AM CEST
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:25:04 AM CEST
|
||||
LIBS:power
|
||||
LIBS:device
|
||||
LIBS:transistors
|
||||
|
||||
@ -1,4 +1,4 @@
|
||||
PCBNEW-BOARD Version 1 date Mon 17 May 2010 01:18:50 AM CEST
|
||||
PCBNEW-BOARD Version 1 date Mon 17 May 2010 01:26:27 AM CEST
|
||||
|
||||
# Created by Pcbnew(20100314 SVN-R2462)-final
|
||||
|
||||
@ -7,10 +7,10 @@ LayerCount 2
|
||||
Ly 1FFF8001
|
||||
EnabledLayers 1FFF8001
|
||||
Links 451
|
||||
NoConn 335
|
||||
NoConn 334
|
||||
Di 35240 20967 77041 83129
|
||||
Ndraw 231
|
||||
Ntrack 594
|
||||
Ntrack 605
|
||||
Nzone 0
|
||||
BoardThickness 630
|
||||
Nmodule 61
|
||||
@ -4167,14 +4167,14 @@ $PAD
|
||||
Sh "113" R 1000 100 0 0 900
|
||||
Dr 0 0 0
|
||||
At SMD N 00888000
|
||||
Ne 187 "N-000111"
|
||||
Ne 188 "N-000112"
|
||||
Po -3447 6180
|
||||
$EndPAD
|
||||
$PAD
|
||||
Sh "114" R 1000 100 0 0 900
|
||||
Dr 0 0 0
|
||||
At SMD N 00888000
|
||||
Ne 188 "N-000112"
|
||||
Ne 187 "N-000111"
|
||||
Po -3250 6180
|
||||
$EndPAD
|
||||
$PAD
|
||||
@ -9686,53 +9686,53 @@ Po 0 71950 32600 71950 32300 55 -1
|
||||
De 15 0 136 0 2
|
||||
Po 0 71950 32300 71934 32321 55 -1
|
||||
De 15 0 136 0 402
|
||||
Po 0 58374 44565 58374 43226 80 -1
|
||||
Po 0 58374 44565 58374 43576 80 -1
|
||||
De 15 0 137 0 800
|
||||
Po 0 59741 41859 59741 41130 80 -1
|
||||
Po 0 59741 42209 59741 41130 80 -1
|
||||
De 15 0 137 0 400
|
||||
Po 0 58374 43226 59741 41859 80 -1
|
||||
Po 0 58374 43576 59741 42209 80 -1
|
||||
De 15 0 137 0 0
|
||||
Po 0 57980 44565 57980 43320 80 -1
|
||||
Po 0 57980 44565 57980 43670 80 -1
|
||||
De 15 0 138 0 800
|
||||
Po 0 59544 41756 59544 41130 80 -1
|
||||
Po 0 59544 42106 59544 41130 80 -1
|
||||
De 15 0 138 0 400
|
||||
Po 0 57980 43320 59544 41756 80 -1
|
||||
Po 0 57980 43670 59544 42106 80 -1
|
||||
De 15 0 138 0 0
|
||||
Po 0 59752 44565 59752 43373 80 -1
|
||||
Po 0 59752 44565 59752 43723 80 -1
|
||||
De 15 0 139 0 800
|
||||
Po 0 61120 42005 61120 41130 80 -1
|
||||
Po 0 61120 42355 61120 41130 80 -1
|
||||
De 15 0 139 0 400
|
||||
Po 0 59752 43373 61120 42005 80 -1
|
||||
Po 0 59752 43723 61120 42355 80 -1
|
||||
De 15 0 139 0 0
|
||||
Po 0 57784 44565 57784 43216 80 -1
|
||||
Po 0 57784 44565 57784 43566 80 -1
|
||||
De 15 0 140 0 800
|
||||
Po 0 59347 41653 59347 41130 80 -1
|
||||
Po 0 59347 42003 59347 41130 80 -1
|
||||
De 15 0 140 0 400
|
||||
Po 0 57784 43216 59347 41653 80 -1
|
||||
Po 0 57784 43566 59347 42003 80 -1
|
||||
De 15 0 140 0 0
|
||||
Po 0 59555 44565 59555 43270 80 -1
|
||||
Po 0 59555 44565 59555 43620 80 -1
|
||||
De 15 0 141 0 800
|
||||
Po 0 60923 41902 60923 41130 80 -1
|
||||
Po 0 60923 42252 60923 41130 80 -1
|
||||
De 15 0 141 0 400
|
||||
Po 0 59555 43270 60923 41902 80 -1
|
||||
Po 0 59555 43620 60923 42252 80 -1
|
||||
De 15 0 141 0 0
|
||||
Po 0 59162 44565 59162 43338 80 -1
|
||||
Po 0 59162 44565 59162 43688 80 -1
|
||||
De 15 0 142 0 800
|
||||
Po 0 60726 41774 60726 41130 80 -1
|
||||
Po 0 60726 42124 60726 41130 80 -1
|
||||
De 15 0 142 0 400
|
||||
Po 0 59162 43338 60726 41774 80 -1
|
||||
Po 0 59162 43688 60726 42124 80 -1
|
||||
De 15 0 142 0 0
|
||||
Po 0 58965 44565 58965 43235 80 -1
|
||||
Po 0 58965 44565 58965 43585 80 -1
|
||||
De 15 0 143 0 800
|
||||
Po 0 60332 41868 60332 41130 80 -1
|
||||
Po 0 60332 42218 60332 41130 80 -1
|
||||
De 15 0 143 0 400
|
||||
Po 0 58965 43235 60332 41868 80 -1
|
||||
Po 0 58965 43585 60332 42218 80 -1
|
||||
De 15 0 143 0 0
|
||||
Po 0 58571 44565 58571 43329 80 -1
|
||||
Po 0 58571 44565 58571 43679 80 -1
|
||||
De 15 0 144 0 800
|
||||
Po 0 60135 41765 60135 41130 80 -1
|
||||
Po 0 60135 42115 60135 41130 80 -1
|
||||
De 15 0 144 0 400
|
||||
Po 0 58571 43329 60135 41765 80 -1
|
||||
Po 0 58571 43679 60135 42115 80 -1
|
||||
De 15 0 144 0 0
|
||||
Po 0 56313 47635 56313 45387 80 -1
|
||||
De 15 0 145 0 800
|
||||
@ -9856,53 +9856,53 @@ Po 0 64271 43315 64271 41131 80 -1
|
||||
De 15 0 165 0 800
|
||||
Po 0 64271 41131 64272 41130 80 -1
|
||||
De 15 0 165 0 400
|
||||
Po 0 61916 44565 61916 43609 80 -1
|
||||
Po 0 61916 44565 61916 43959 80 -1
|
||||
De 15 0 166 0 800
|
||||
Po 0 63287 42238 63287 41130 80 -1
|
||||
Po 0 63287 42588 63287 41130 80 -1
|
||||
De 15 0 166 0 400
|
||||
Po 0 61916 43609 63287 42238 80 -1
|
||||
Po 0 61916 43959 63287 42588 80 -1
|
||||
De 15 0 166 0 0
|
||||
Po 0 61720 44565 61720 43505 80 -1
|
||||
Po 0 61720 44565 61720 43855 80 -1
|
||||
De 15 0 167 0 800
|
||||
Po 0 62893 42332 62893 41130 80 -1
|
||||
Po 0 62893 42682 62893 41130 80 -1
|
||||
De 15 0 167 0 400
|
||||
Po 0 61720 43505 62893 42332 80 -1
|
||||
Po 0 61720 43855 62893 42682 80 -1
|
||||
De 15 0 167 0 0
|
||||
Po 0 61326 44565 61326 43599 80 -1
|
||||
Po 0 61326 44565 61326 43949 80 -1
|
||||
De 15 0 168 0 800
|
||||
Po 0 62696 42229 62696 41130 80 -1
|
||||
Po 0 62696 42579 62696 41130 80 -1
|
||||
De 15 0 168 0 400
|
||||
Po 0 61326 43599 62696 42229 80 -1
|
||||
Po 0 61326 43949 62696 42579 80 -1
|
||||
De 15 0 168 0 0
|
||||
Po 0 61129 44565 61129 43496 80 -1
|
||||
Po 0 61129 44565 61129 43846 80 -1
|
||||
De 15 0 169 0 800
|
||||
Po 0 62499 42126 62499 41130 80 -1
|
||||
Po 0 62499 42476 62499 41130 80 -1
|
||||
De 15 0 169 0 400
|
||||
Po 0 61129 43496 62499 42126 80 -1
|
||||
Po 0 61129 43846 62499 42476 80 -1
|
||||
De 15 0 169 0 0
|
||||
Po 0 60735 44565 60735 43590 80 -1
|
||||
Po 0 60735 44565 60735 43940 80 -1
|
||||
De 15 0 170 0 800
|
||||
Po 0 62302 42023 62302 41130 80 -1
|
||||
Po 0 62302 42373 62302 41130 80 -1
|
||||
De 15 0 170 0 400
|
||||
Po 0 60735 43590 62302 42023 80 -1
|
||||
Po 0 60735 43940 62302 42373 80 -1
|
||||
De 15 0 170 0 0
|
||||
Po 0 60538 44565 60538 43487 80 -1
|
||||
Po 0 60538 44565 60538 43837 80 -1
|
||||
De 15 0 171 0 800
|
||||
Po 0 61908 42117 61908 41130 80 -1
|
||||
Po 0 61908 42467 61908 41130 80 -1
|
||||
De 15 0 171 0 400
|
||||
Po 0 60538 43487 61908 42117 80 -1
|
||||
Po 0 60538 43837 61908 42467 80 -1
|
||||
De 15 0 171 0 0
|
||||
Po 0 60145 44565 60145 43580 80 -1
|
||||
Po 0 60145 44565 60145 43930 80 -1
|
||||
De 15 0 172 0 800
|
||||
Po 0 61514 42211 61514 41130 80 -1
|
||||
Po 0 61514 42561 61514 41130 80 -1
|
||||
De 15 0 172 0 400
|
||||
Po 0 60145 43580 61514 42211 80 -1
|
||||
Po 0 60145 43930 61514 42561 80 -1
|
||||
De 15 0 172 0 0
|
||||
Po 0 59948 44565 59948 43477 80 -1
|
||||
Po 0 59948 44565 59948 43827 80 -1
|
||||
De 15 0 173 0 800
|
||||
Po 0 61317 42108 61317 41130 80 -1
|
||||
Po 0 61317 42458 61317 41130 80 -1
|
||||
De 15 0 173 0 400
|
||||
Po 0 59948 43477 61317 42108 80 -1
|
||||
Po 0 59948 43827 61317 42458 80 -1
|
||||
De 15 0 173 0 0
|
||||
Po 0 67420 43315 67420 42370 80 -1
|
||||
De 15 0 174 0 800
|
||||
@ -9980,12 +9980,34 @@ Po 0 55757 35443 56270 35443 80 -1
|
||||
De 15 0 186 0 400
|
||||
Po 0 51984 39216 55757 35443 80 -1
|
||||
De 15 0 186 0 0
|
||||
Po 0 56754 46525 56754 43946 80 -1
|
||||
Po 0 56754 46525 56754 45546 80 -1
|
||||
De 15 0 187 0 800
|
||||
Po 0 58953 41747 58953 41130 80 -1
|
||||
Po 0 59150 41850 59150 41130 80 -1
|
||||
De 15 0 187 0 400
|
||||
Po 0 56754 43946 58953 41747 80 -1
|
||||
Po 0 56950 44050 59150 41850 80 -1
|
||||
De 15 0 187 0 0
|
||||
Po 0 56950 45350 56950 44050 80 -1
|
||||
De 15 0 187 0 0
|
||||
Po 0 56754 45546 56950 45350 80 -1
|
||||
De 15 0 187 0 0
|
||||
Po 0 56950 47075 56950 46850 80 -1
|
||||
De 15 0 188 0 800
|
||||
Po 0 58953 41747 58953 41130 80 -1
|
||||
De 15 0 188 0 400
|
||||
Po 0 56750 43950 58953 41747 80 -1
|
||||
De 15 0 188 0 0
|
||||
Po 0 56750 45250 56750 43950 80 -1
|
||||
De 15 0 188 0 0
|
||||
Po 0 56500 45500 56750 45250 80 -1
|
||||
De 15 0 188 0 0
|
||||
Po 0 56500 46700 56500 45500 80 -1
|
||||
De 15 0 188 0 0
|
||||
Po 0 56600 46800 56500 46700 80 -1
|
||||
De 15 0 188 0 0
|
||||
Po 0 56900 46800 56600 46800 80 -1
|
||||
De 15 0 188 0 0
|
||||
Po 0 56950 46850 56900 46800 80 -1
|
||||
De 15 0 188 0 0
|
||||
$EndTRACK
|
||||
$ZONE
|
||||
$EndZONE
|
||||
|
||||
@ -1,4 +1,4 @@
|
||||
# EESchema Netlist Version 1.1 created Mon 17 May 2010 01:11:07 AM CEST
|
||||
# EESchema Netlist Version 1.1 created Mon 17 May 2010 01:25:14 AM CEST
|
||||
(
|
||||
( /4B6E16F2/4BAE51CA $noname R1 300 {Lib=R}
|
||||
( 1 /SNES_Slot/SNES_EXT_SYS_CLK )
|
||||
@ -766,8 +766,8 @@
|
||||
( 110 +3.3V )
|
||||
( 111 N-000030 )
|
||||
( 112 GND )
|
||||
( 113 N-000111 )
|
||||
( 114 N-000112 )
|
||||
( 113 N-000112 )
|
||||
( 114 N-000111 )
|
||||
( 115 N-000019 )
|
||||
( 116 N-000017 )
|
||||
( 117 N-000015 )
|
||||
@ -1524,27 +1524,27 @@ Net 110 "" ""
|
||||
U4 81
|
||||
U1 47
|
||||
Net 111 "" ""
|
||||
U5 3
|
||||
U4 113
|
||||
Net 112 "" ""
|
||||
U4 114
|
||||
U5 3
|
||||
Net 112 "" ""
|
||||
U5 5
|
||||
U4 113
|
||||
Net 113 "+3.3V" "+3.3V"
|
||||
C4 1
|
||||
U4 60
|
||||
C3 1
|
||||
U4 6
|
||||
C5 1
|
||||
C19 1
|
||||
C20 1
|
||||
C22 1
|
||||
C21 1
|
||||
U13 D6
|
||||
C21 1
|
||||
C20 1
|
||||
C19 1
|
||||
C5 1
|
||||
U4 6
|
||||
C3 1
|
||||
U4 60
|
||||
C4 1
|
||||
C33 1
|
||||
C2 1
|
||||
C18 1
|
||||
U4 32
|
||||
C23 1
|
||||
C18 1
|
||||
C22 1
|
||||
U10 3
|
||||
U11 8
|
||||
U10 1
|
||||
|
||||
@ -1,4 +1,4 @@
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:11:03 AM CEST
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:26:31 AM CEST
|
||||
LIBS:power
|
||||
LIBS:device
|
||||
LIBS:transistors
|
||||
|
||||
@ -1,4 +1,4 @@
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:10:46 AM CEST
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:25:04 AM CEST
|
||||
LIBS:power
|
||||
LIBS:device
|
||||
LIBS:transistors
|
||||
|
||||
@ -1,4 +1,4 @@
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:11:03 AM CEST
|
||||
EESchema Schematic File Version 2 date Mon 17 May 2010 01:26:31 AM CEST
|
||||
LIBS:power
|
||||
LIBS:device
|
||||
LIBS:transistors
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user