This commit is contained in:
ikari 2010-07-20 10:43:19 +02:00
parent 8780205621
commit b72a6479cc
21 changed files with 31620 additions and 4801 deletions

File diff suppressed because it is too large Load Diff

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Thu 17 Jun 2010 09:22:08 PM CEST
EESchema Schematic File Version 2 date Sun 18 Jul 2010 12:25:10 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -46,7 +46,7 @@ EELAYER END
$Descr A3 16535 11700
Sheet 6 6
Title "sd2snes Mark II"
Date "17 jun 2010"
Date "18 jul 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 20 Jun 2010 12:59:58 PM CEST
EESchema Schematic File Version 2 date Sun 18 Jul 2010 09:14:14 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -46,7 +46,7 @@ EELAYER END
$Descr A3 16535 11700
Sheet 6 6
Title "sd2snes Mark II"
Date "17 jun 2010"
Date "18 jul 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""

View File

@ -1,4 +1,4 @@
PCBNEW-LibModule-V1 Sat 12 Jun 2010 10:25:40 PM CEST
PCBNEW-LibModule-V1 Sat 12 Jun 2010 10:26:59 PM CEST
$INDEX
TSSOP48
PQFP208_ALTPADS
@ -19,6 +19,7 @@ LED-3MM-FIXED
QFN10-2x2
PAD_1x1mm
SM1210L
SM1210L_NEW
$EndINDEX
$MODULE TSSOP48
Po 0 0 0 15 4B6E17E6 00000000 ~~
@ -4148,7 +4149,7 @@ Kw CMS SM
Sc 00000000
AR /4B6EC9C3/4C05A97C
Op 0 0 0
At SMD
At SMD
T0 -1425 300 300 300 0 60 N V 21 N"L1"
T1 0 300 300 300 0 60 N V 21 N"1uH"
DS 350 600 1100 600 60 21
@ -4178,4 +4179,41 @@ Of 0.000000 0.000000 0.000000
Ro 0.000000 0.000000 0.000000
$EndSHAPE3D
$EndMODULE SM1210L
$MODULE SM1210L_NEW
Po 0 0 0 15 4C13ED3E 00000000 ~~
Li SM1210L_NEW
Kw CMS SM
Sc 00000000
AR /4B6EC9C3/4C05A97C
Op 0 0 0
At SMD
T0 -1425 300 300 300 0 60 N V 21 N"L1"
T1 0 300 300 300 0 60 N V 21 N"1uH"
DS 350 600 1100 600 60 21
DS 1100 600 1100 -600 60 21
DS 1100 -600 350 -600 60 21
DS -300 -600 -1100 -600 60 21
DS -1100 -600 -1100 600 60 21
DS -1100 600 -300 600 60 21
$PAD
Sh "1" R 700 1100 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 1 "+1.2V"
Po -700 0
$EndPAD
$PAD
Sh "2" R 700 1100 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 2 "/Power_Supply_/_Misc./REG_SW1"
Po 700 0
$EndPAD
$SHAPE3D
Na "smd/chip_cms.wrl"
Sc 0.200000 0.200000 0.200000
Of 0.000000 0.000000 0.000000
Ro 0.000000 0.000000 0.000000
$EndSHAPE3D
$EndMODULE SM1210L_NEW
$EndLIBRARY

View File

@ -1,4 +1,4 @@
PCBNEW-LibDoc----V1 Sat 12 Jun 2010 10:26:59 PM CEST
PCBNEW-LibDoc----V1 Sun 18 Jul 2010 08:54:59 PM CEST
#
$MODULE PQFP208_ALTPADS
Li PQFP208_ALTPADS

View File

@ -1,4 +1,4 @@
PCBNEW-LibModule-V1 Sat 12 Jun 2010 10:26:59 PM CEST
PCBNEW-LibModule-V1 Sun 18 Jul 2010 08:54:59 PM CEST
$INDEX
TSSOP48
PQFP208_ALTPADS
@ -3047,40 +3047,6 @@ Ne 0 ""
Po 1239 0
$EndPAD
$EndMODULE CP_TANTAL_SMD_D
$MODULE SM0805_FIXEDMASK
Po 0 0 0 15 4C003F2D 00000000 ~~
Li SM0805_FIXEDMASK
Sc 00000000
AR /4BAA6ABD/4BAD3D47
Op 0 0 0
At SMD
T0 0 -550 300 300 0 60 N V 21 N"C15"
T1 0 0 300 300 0 60 N I 21 N"100n"
DS -650 -350 650 -350 60 21
DS 650 -350 650 350 60 21
DS 650 350 -650 350 60 21
DS -650 350 -650 -350 60 21
$PAD
Sh "1" R 350 550 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 1 "+3.3V"
Po -375 0
$EndPAD
$PAD
Sh "2" R 350 550 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 2 "GND"
Po 375 0
$EndPAD
$SHAPE3D
Na "smd/chip_cms.wrl"
Sc 0.100000 0.100000 0.100000
Of 0.000000 0.000000 0.000000
Ro 0.000000 0.000000 0.000000
$EndSHAPE3D
$EndMODULE SM0805_FIXEDMASK
$MODULE LED-3MM-FIXED
Po 0 0 0 15 4C03193C 00000000 ~~
Li LED-3MM-FIXED
@ -4186,7 +4152,7 @@ Kw CMS SM
Sc 00000000
AR /4B6EC9C3/4C05A97C
Op 0 0 0
At SMD
At SMD
T0 -1425 300 300 300 0 60 N V 21 N"L1"
T1 0 300 300 300 0 60 N V 21 N"1uH"
DS 350 600 1100 600 60 21
@ -4216,4 +4182,40 @@ Of 0.000000 0.000000 0.000000
Ro 0.000000 0.000000 0.000000
$EndSHAPE3D
$EndMODULE SM1210L_NEW
$MODULE SM0805_FIXEDMASK
Po 0 0 0 15 4C434DF9 00000000 ~~
Li SM0805_FIXEDMASK
Sc 00000000
AR /4BAA6ABD/4BAD3D47
Op 0 0 0
At SMD
T0 0 -550 300 300 0 60 N V 21 N"C15"
T1 0 0 300 300 0 60 N I 21 N"100n"
DS 200 350 650 350 60 21
DS -650 350 -200 350 60 21
DS 650 -350 200 -350 60 21
DS -650 -350 -200 -350 60 21
DS 650 -350 650 350 60 21
DS -650 350 -650 -350 60 21
$PAD
Sh "1" R 350 550 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 1 "+3.3V"
Po -375 0
$EndPAD
$PAD
Sh "2" R 350 550 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 2 "GND"
Po 375 0
$EndPAD
$SHAPE3D
Na "smd/chip_cms.wrl"
Sc 0.100000 0.100000 0.100000
Of 0.000000 0.000000 0.000000
Ro 0.000000 0.000000 0.000000
$EndSHAPE3D
$EndMODULE SM0805_FIXEDMASK
$EndLIBRARY

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Thu 17 Jun 2010 09:22:08 PM CEST
EESchema Schematic File Version 2 date Sun 18 Jul 2010 12:25:10 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -46,7 +46,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 4 6
Title "sd2snes Mark II"
Date "17 jun 2010"
Date "18 jul 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""
@ -54,8 +54,6 @@ Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text GLabel 7000 5700 2 50 Output ~ 0
DAC_/DEM
Wire Wire Line
6700 5700 7000 5700
Connection ~ 10600 3300
@ -402,6 +400,8 @@ Wire Wire Line
Connection ~ 10600 2900
Wire Wire Line
3200 3800 2700 3800
Text GLabel 7000 5700 2 50 Output ~ 0
DAC_/DEM
Text GLabel 2700 3800 0 50 Output ~ 0
DIN+MCU_/OVR
$Comp

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 20 Jun 2010 12:59:58 PM CEST
EESchema Schematic File Version 2 date Sun 18 Jul 2010 09:14:14 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -46,7 +46,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 4 6
Title "sd2snes Mark II"
Date "17 jun 2010"
Date "18 jul 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 20 Jun 2010 12:59:58 PM CEST
EESchema Schematic File Version 2 date Sun 18 Jul 2010 09:14:14 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -46,7 +46,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 3 6
Title "sd2snes Mark II"
Date "17 jun 2010"
Date "18 jul 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Thu 17 Jun 2010 09:22:08 PM CEST
EESchema Schematic File Version 2 date Sun 18 Jul 2010 12:25:10 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -46,7 +46,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 5 6
Title "sd2snes Mark II"
Date "17 jun 2010"
Date "18 jul 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""
@ -54,8 +54,8 @@ Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text GLabel 5550 3900 0 50 Input ~ 0
DAC_/DEM
Wire Wire Line
6350 1400 6700 1400
Wire Wire Line
5850 3900 5550 3900
Wire Wire Line
@ -139,8 +139,6 @@ Wire Wire Line
8150 1800 8650 1800
Wire Wire Line
6700 2100 6350 2100
Wire Wire Line
6700 1400 6350 1400
Wire Wire Line
8500 1200 8500 1100
Wire Wire Line
@ -281,6 +279,20 @@ Wire Wire Line
Wire Wire Line
10500 6450 10150 6450
Connection ~ 10150 6450
Wire Wire Line
5850 1400 5650 1400
$Comp
L R R16
U 1 1 4C42D578
P 6100 1400
F 0 "R16" V 6180 1400 50 0000 C CNN
F 1 "680" V 6100 1400 50 0000 C CNN
F 2 "SM0805_FIXEDMASK" H 6100 1400 60 0001 C CNN
1 6100 1400
0 1 1 0
$EndComp
Text GLabel 5550 3900 0 50 Input ~ 0
DAC_/DEM
$Comp
L C C64
U 1 1 4C17DE31
@ -640,7 +652,7 @@ Text Label 6450 2100 0 50 ~ 0
CIC_MCLR
Text Label 6450 1800 0 50 ~ 0
CIC_STATUS
Text Label 6450 1400 0 50 ~ 0
Text Label 5650 1400 0 50 ~ 0
CIC_CLK
$Comp
L +BATT #PWR081
@ -766,7 +778,7 @@ Text GLabel 6350 2100 0 60 Input ~ 0
CIC_MCLR
Text GLabel 6350 1800 0 60 Output ~ 0
CIC_STATUS
Text GLabel 6350 1400 0 60 Input ~ 0
Text GLabel 5650 1400 0 60 Input ~ 0
CIC_CLK
$Comp
L GND #PWR089

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 20 Jun 2010 12:59:58 PM CEST
EESchema Schematic File Version 2 date Sun 18 Jul 2010 09:14:14 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -46,7 +46,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 5 6
Title "sd2snes Mark II"
Date "17 jun 2010"
Date "18 jul 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""
@ -54,8 +54,8 @@ Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text GLabel 5550 3900 0 50 Input ~ 0
DAC_/DEM
Wire Wire Line
6400 1400 6700 1400
Wire Wire Line
5850 3900 5550 3900
Wire Wire Line
@ -69,12 +69,24 @@ Wire Notes Line
4550 500 4550 7750
Connection ~ 4200 2500
Wire Wire Line
4050 2500 4350 2500
4050 2500 4200 2500
Wire Wire Line
4200 2500 4350 2500
Wire Wire Line
1700 1500 1700 2300
Connection ~ 1400 1500
Wire Wire Line
900 1500 3600 1500
900 1500 1400 1500
Wire Wire Line
1400 1500 1700 1500
Wire Wire Line
1700 1500 2450 1500
Wire Wire Line
2450 1500 2650 1500
Wire Wire Line
2650 1500 3400 1500
Wire Wire Line
3400 1500 3600 1500
Wire Wire Line
900 1500 900 1400
Connection ~ 2450 1500
@ -100,13 +112,17 @@ Wire Wire Line
2650 3400 2650 3600
Connection ~ 9750 4750
Wire Wire Line
9800 4750 9700 4750
9800 4750 9750 4750
Wire Wire Line
9750 4750 9700 4750
Wire Wire Line
9750 5400 9750 5500
Wire Wire Line
9150 5500 9150 5400
Wire Wire Line
9150 4600 9150 4900
9150 4600 9150 4750
Wire Wire Line
9150 4750 9150 4900
Wire Wire Line
8300 5000 8300 4750
Wire Wire Line
@ -119,7 +135,9 @@ Wire Wire Line
10350 3900 10350 3700
Connection ~ 10350 4400
Wire Wire Line
10350 4300 10350 4500
10350 4300 10350 4400
Wire Wire Line
10350 4400 10350 4500
Connection ~ 10050 3700
Wire Wire Line
9650 3900 9650 3800
@ -139,8 +157,6 @@ Wire Wire Line
8150 1800 8650 1800
Wire Wire Line
6700 2100 6350 2100
Wire Wire Line
6700 1400 6350 1400
Wire Wire Line
8500 1200 8500 1100
Wire Wire Line
@ -164,9 +180,15 @@ Wire Wire Line
Wire Wire Line
3950 4450 3950 4650
Wire Wire Line
3950 4650 3250 4650
3950 4650 3500 4650
Wire Wire Line
1850 4650 1150 4650
3500 4650 3250 4650
Wire Wire Line
1850 4650 1750 4650
Wire Wire Line
1750 4650 1600 4650
Wire Wire Line
1600 4650 1150 4650
Wire Wire Line
1150 4650 1150 4450
Wire Wire Line
@ -177,9 +199,15 @@ Connection ~ 1750 4650
Wire Wire Line
1150 6050 1150 6250
Wire Wire Line
1150 6250 1850 6250
1150 6250 1600 6250
Wire Wire Line
3250 6250 3950 6250
1600 6250 1750 6250
Wire Wire Line
1750 6250 1850 6250
Wire Wire Line
3250 6250 3500 6250
Wire Wire Line
3500 6250 3950 6250
Wire Wire Line
3950 6250 3950 6050
Wire Wire Line
@ -204,13 +232,17 @@ Wire Wire Line
Wire Wire Line
10150 1750 10150 1650
Wire Wire Line
10150 6550 10150 6350
10150 6550 10150 6450
Wire Wire Line
10150 6450 10150 6350
Wire Wire Line
6550 3250 6550 3050
Wire Wire Line
6550 4800 6550 4550
Wire Wire Line
10150 5950 10150 5750
10150 5950 10150 5850
Wire Wire Line
10150 5850 10150 5750
Wire Wire Line
6300 7000 6100 7000
Wire Wire Line
@ -220,7 +252,9 @@ Wire Wire Line
Wire Wire Line
9650 4300 9650 4500
Wire Wire Line
10350 3700 7250 3700
10350 3700 10050 3700
Wire Wire Line
10050 3700 7250 3700
Wire Wire Line
10050 4300 10050 4400
Wire Wire Line
@ -232,14 +266,18 @@ Wire Wire Line
Wire Wire Line
9150 4000 9150 4200
Wire Wire Line
7700 4900 7700 4600
7700 4900 7700 4750
Wire Wire Line
7700 4750 7700 4600
Wire Wire Line
7750 4750 7700 4750
Connection ~ 7700 4750
Wire Wire Line
8300 5400 8300 5500
Wire Wire Line
8250 4750 8350 4750
8250 4750 8300 4750
Wire Wire Line
8300 4750 8350 4750
Connection ~ 8300 4750
Wire Wire Line
9200 4750 9150 4750
@ -270,7 +308,9 @@ Connection ~ 2650 1500
Wire Wire Line
3400 2300 3400 1500
Wire Wire Line
1050 2500 750 2500
1050 2500 900 2500
Wire Wire Line
900 2500 750 2500
Connection ~ 900 2500
Wire Notes Line
7000 5950 4550 5950
@ -281,6 +321,20 @@ Wire Wire Line
Wire Wire Line
10500 6450 10150 6450
Connection ~ 10150 6450
Wire Wire Line
5900 1400 5650 1400
$Comp
L R R16
U 1 1 4C42D578
P 6150 1400
F 0 "R16" V 6230 1400 50 0000 C CNN
F 1 "680" V 6150 1400 50 0000 C CNN
F 2 "SM0805_FIXEDMASK" H 6150 1400 60 0001 C CNN
1 6150 1400
0 1 1 0
$EndComp
Text GLabel 5550 3900 0 50 Input ~ 0
DAC_/DEM
$Comp
L C C64
U 1 1 4C17DE31
@ -640,7 +694,7 @@ Text Label 6450 2100 0 50 ~ 0
CIC_MCLR
Text Label 6450 1800 0 50 ~ 0
CIC_STATUS
Text Label 6450 1400 0 50 ~ 0
Text Label 5650 1400 0 50 ~ 0
CIC_CLK
$Comp
L +BATT #PWR081
@ -766,7 +820,7 @@ Text GLabel 6350 2100 0 60 Input ~ 0
CIC_MCLR
Text GLabel 6350 1800 0 60 Output ~ 0
CIC_STATUS
Text GLabel 6350 1400 0 60 Input ~ 0
Text GLabel 5650 1400 0 60 Input ~ 0
CIC_CLK
$Comp
L GND #PWR089

View File

@ -1,4 +1,4 @@
EESchema-LIBRARY Version 2.3 Date: Thu 17 Jun 2010 09:22:08 PM CEST
EESchema-LIBRARY Version 2.3 Date: Sun 18 Jul 2010 12:25:10 PM CEST
#
# +1.2V
#

View File

@ -1,4 +1,4 @@
EESchema-LIBRARY Version 2.3 Date: Sun 20 Jun 2010 12:59:58 PM CEST
EESchema-LIBRARY Version 2.3 Date: Sun 18 Jul 2010 09:14:14 PM CEST
#
# +1.2V
#

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Thu 17 Jun 2010 09:22:08 PM CEST
EESchema Schematic File Version 2 date Sun 18 Jul 2010 12:25:10 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -46,7 +46,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 1 6
Title "sd2snes Mark II"
Date "17 jun 2010"
Date "18 jul 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""

File diff suppressed because it is too large Load Diff

View File

@ -1,9 +1,9 @@
Cmp-Mod V01 Genere par PcbNew le Sat 12 Jun 2010 10:27:39 PM CEST
Cmp-Mod V01 Created by CvPCB (20100409 SVN-R2518)-unstable date = Wed 14 Jul 2010 08:04:37 AM CEST
BeginCmp
TimeStamp = /4B6EC9C3/4BAF2EAF;
Reference = BT1;
ValeurCmp = BATTERY;
ValeurCmp = Keystone_1059_/_KZH20PCB;
IdModule = BT_KEYSTONE_1059_20MM;
EndCmp
@ -297,7 +297,7 @@ EndCmp
BeginCmp
TimeStamp = /4B6EC9C3/4BF98E9E;
Reference = C46;
ValeurCmp = 100n;
ValeurCmp = 3700p;
IdModule = SM0805_FIXEDMASK;
EndCmp
@ -318,7 +318,7 @@ EndCmp
BeginCmp
TimeStamp = /4B6EC9C3/4BF98EBF;
Reference = C49;
ValeurCmp = 100n;
ValeurCmp = 3700p;
IdModule = SM0805_FIXEDMASK;
EndCmp
@ -420,6 +420,13 @@ ValeurCmp = 100n;
IdModule = SM0805_FIXEDMASK;
EndCmp
BeginCmp
TimeStamp = /4B6EC9C3/4C17DE31;
Reference = C64;
ValeurCmp = 1u;
IdModule = SM0805_FIXEDMASK;
EndCmp
BeginCmp
TimeStamp = /4BAA6ABD/4BF19DCA;
Reference = D1;
@ -710,10 +717,17 @@ EndCmp
BeginCmp
TimeStamp = /4B6EC9C3/4C05879D;
Reference = U16;
ValeurCmp = MIC23250_FIXOUT;
ValeurCmp = MIC23250-S4YMT;
IdModule = QFN10-2x2;
EndCmp
BeginCmp
TimeStamp = /4B6E18FC/4C3D5324;
Reference = U17;
ValeurCmp = XC3S200AN/FT256;
IdModule = BGA256;
EndCmp
BeginCmp
TimeStamp = /4B6ED75B/4BC243C8;
Reference = X1;

File diff suppressed because it is too large Load Diff

View File

@ -1,4 +1,4 @@
update=Fri 11 Jun 2010 07:48:03 PM CEST
update=Mon 19 Jul 2010 11:30:03 PM CEST
version=1
last_client=pcbnew
[general]
@ -91,10 +91,6 @@ PadDrlX=0
PadDimH=787
PadDimV=1181
BoardThickness=500
RouteTo=15
RouteBo=0
Segm45=1
Racc45=1
SgPcb45=1
TxtPcbV=300
TxtPcbH=300
@ -106,7 +102,7 @@ DrawLar=59
EdgeLar=150
TxtLar=60
MSegLar=120
WpenSer=80
LastNetListRead=
[pcbnew/libraries]
LibDir=
LibName1=sockets

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 20 Jun 2010 12:59:58 PM CEST
EESchema Schematic File Version 2 date Sun 18 Jul 2010 09:14:14 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -46,7 +46,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 1 6
Title "sd2snes Mark II"
Date "17 jun 2010"
Date "18 jul 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Thu 17 Jun 2010 09:22:08 PM CEST
EESchema Schematic File Version 2 date Sun 18 Jul 2010 12:25:10 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -46,7 +46,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 2 6
Title "sd2snes Mark II"
Date "17 jun 2010"
Date "18 jul 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""

View File

@ -1,4 +1,4 @@
EESchema Schematic File Version 2 date Sun 20 Jun 2010 12:59:58 PM CEST
EESchema Schematic File Version 2 date Sun 18 Jul 2010 09:14:14 PM CEST
LIBS:power
LIBS:device
LIBS:transistors
@ -46,7 +46,7 @@ EELAYER END
$Descr A4 11700 8267
Sheet 2 6
Title "sd2snes Mark II"
Date "17 jun 2010"
Date "18 jul 2010"
Rev "A"
Comp "Maximilian Rehkopf"
Comment1 ""