Files
thead-kernel/drivers/gpu/drm/img-rogue/debug_common.c
Mingzheng Xing f72e7cd077 feat: update gpu to Linux_SDK_V1.2.1
This version update involves a lot of content, so the previous version
has been deleted and the new version has been re-merged into the kernel.

The configuration file for the GPU driver originates from a previous
version.

Signed-off-by: Mingzheng Xing <xingmingzheng@iscas.ac.cn>
2023-09-06 12:31:53 +08:00

1647 lines
50 KiB
C

/*************************************************************************/ /*!
@File
@Title Debug Functionality
@Copyright Copyright (c) Imagination Technologies Ltd. All Rights Reserved
@Description Creates common debug info entries.
@License Dual MIT/GPLv2
The contents of this file are subject to the MIT license as set out below.
Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.
Alternatively, the contents of this file may be used under the terms of
the GNU General Public License Version 2 ("GPL") in which case the provisions
of GPL are applicable instead of those above.
If you wish to allow use of your version of this file only under the terms of
GPL, and not to allow others to use your version of this file under the terms
of the MIT license, indicate your decision by deleting the provisions above
and replace them with the notice and other provisions required by GPL as set
out in the file called "GPL-COPYING" included in this distribution. If you do
not delete the provisions above, a recipient may use your version of this file
under the terms of either the MIT license or GPL.
This License is also included in this distribution in the file called
"MIT-COPYING".
EXCEPT AS OTHERWISE STATED IN A NEGOTIATED AGREEMENT: (A) THE SOFTWARE IS
PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING
BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE AND NONINFRINGEMENT; AND (B) IN NO EVENT SHALL THE AUTHORS OR
COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/ /**************************************************************************/
#if !defined(__linux__)
#include <errno.h>
#endif /* #if !defined(__linux__) */
#include "debug_common.h"
#include "pvrsrv.h"
#include "di_server.h"
#include "lists.h"
#include "pvrversion.h"
#include "rgx_options.h"
#include "allocmem.h"
#include "rgxfwutils.h"
#ifdef SUPPORT_RGX
#include "rgxdevice.h"
#include "rgxdebug.h"
#include "rgxinit.h"
#include "rgxmmudefs_km.h"
static IMG_HANDLE ghGpuUtilUserDebugFS;
#endif
static DI_ENTRY *gpsVersionDIEntry;
static DI_ENTRY *gpsStatusDIEntry;
#ifdef SUPPORT_VALIDATION
static DI_ENTRY *gpsTestMemLeakDIEntry;
#endif /* SUPPORT_VALIDATION */
#if defined(DEBUG) || defined(PVR_DPF_ADHOC_DEBUG_ON)
static DI_ENTRY *gpsDebugLevelDIEntry;
#endif /* defined(DEBUG) || defined(PVR_DPF_ADHOC_DEBUG_ON) */
static void _DumpDebugDIPrintfWrapper(void *pvDumpDebugFile, const IMG_CHAR *pszFormat, ...)
{
IMG_CHAR szBuffer[PVR_MAX_DEBUG_MESSAGE_LEN];
va_list ArgList;
OSSNPrintf(szBuffer, PVR_MAX_DEBUG_MESSAGE_LEN, "%s\n", pszFormat);
va_start(ArgList, pszFormat);
DIVPrintf(pvDumpDebugFile, szBuffer, ArgList);
va_end(ArgList);
}
/*************************************************************************/ /*!
Version DebugFS entry
*/ /**************************************************************************/
static void *_DebugVersionCompare_AnyVaCb(PVRSRV_DEVICE_NODE *psDevNode,
va_list va)
{
IMG_UINT64 *pui64CurrentPosition = va_arg(va, IMG_UINT64 *);
IMG_UINT64 ui64Position = va_arg(va, IMG_UINT64);
IMG_UINT64 ui64CurrentPosition = *pui64CurrentPosition;
(*pui64CurrentPosition)++;
return (ui64CurrentPosition == ui64Position) ? psDevNode : NULL;
}
static void *_VersionDIStart(OSDI_IMPL_ENTRY *psEntry, IMG_UINT64 *pui64Pos)
{
PVRSRV_DATA *psPVRSRVData = DIGetPrivData(psEntry);
IMG_UINT64 uiCurrentPosition = 1;
PVRSRV_DEVICE_NODE *psDeviceNode;
PVR_UNREFERENCED_PARAMETER(psEntry);
if (psPVRSRVData == NULL) {
PVR_DPF((PVR_DBG_ERROR, "psPVRSRVData = NULL"));
return NULL;
}
if (*pui64Pos == 0)
{
return DI_START_TOKEN;
}
OSWRLockAcquireRead(psPVRSRVData->hDeviceNodeListLock);
psDeviceNode = List_PVRSRV_DEVICE_NODE_Any_va(psPVRSRVData->psDeviceNodeList,
_DebugVersionCompare_AnyVaCb,
&uiCurrentPosition,
*pui64Pos);
OSWRLockReleaseRead(psPVRSRVData->hDeviceNodeListLock);
return psDeviceNode;
}
static void _VersionDIStop(OSDI_IMPL_ENTRY *psEntry, void *pvPriv)
{
PVR_UNREFERENCED_PARAMETER(psEntry);
PVR_UNREFERENCED_PARAMETER(pvPriv);
}
static void *_VersionDINext(OSDI_IMPL_ENTRY *psEntry,void *pvPriv,
IMG_UINT64 *pui64Pos)
{
PVRSRV_DATA *psPVRSRVData = DIGetPrivData(psEntry);
IMG_UINT64 uiCurrentPosition = 1;
PVRSRV_DEVICE_NODE *psDeviceNode;
(*pui64Pos)++;
OSWRLockAcquireRead(psPVRSRVData->hDeviceNodeListLock);
psDeviceNode = List_PVRSRV_DEVICE_NODE_Any_va(psPVRSRVData->psDeviceNodeList,
_DebugVersionCompare_AnyVaCb,
&uiCurrentPosition,
*pui64Pos);
OSWRLockReleaseRead(psPVRSRVData->hDeviceNodeListLock);
return psDeviceNode;
}
#define DI_PRINT_VERSION_FMTSPEC \
"%s Version: %u.%u @ %u (%s) build options: 0x%08x %s\n"
#define STR_DEBUG "debug"
#define STR_RELEASE "release"
#if defined(DEBUG) || defined(SUPPORT_VALIDATION)
#define BUILD_OPT_LEN 80
static inline void _AppendOptionStr(IMG_CHAR pszBuildOptions[], const IMG_CHAR* str, OSDI_IMPL_ENTRY *psEntry, IMG_UINT32* pui32BuildOptionLen)
{
IMG_UINT32 ui32BuildOptionLen = *pui32BuildOptionLen;
const IMG_UINT32 strLen = OSStringLength(str);
const IMG_UINT32 optStrLen = sizeof(IMG_CHAR) * (BUILD_OPT_LEN-1);
if ((ui32BuildOptionLen + strLen) > optStrLen)
{
pszBuildOptions[ui32BuildOptionLen] = '\0';
DIPrintf(psEntry, "%s\n", pszBuildOptions);
ui32BuildOptionLen = 0;
}
if (strLen < optStrLen)
{
OSStringLCopy(pszBuildOptions+ui32BuildOptionLen, str, strLen);
ui32BuildOptionLen += strLen - 1;
}
*pui32BuildOptionLen = ui32BuildOptionLen;
}
#endif /* DEBUG || SUPPORT_VALIDATION */
static int _VersionDIShow(OSDI_IMPL_ENTRY *psEntry, void *pvPriv)
{
PVRSRV_DATA *psPVRSRVData = DIGetPrivData(psEntry);
if (pvPriv == DI_START_TOKEN)
{
if (psPVRSRVData->sDriverInfo.bIsNoMatch)
{
const BUILD_INFO *psBuildInfo;
psBuildInfo = &psPVRSRVData->sDriverInfo.sUMBuildInfo;
DIPrintf(psEntry, DI_PRINT_VERSION_FMTSPEC,
"UM Driver",
PVRVERSION_UNPACK_MAJ(psBuildInfo->ui32BuildVersion),
PVRVERSION_UNPACK_MIN(psBuildInfo->ui32BuildVersion),
psBuildInfo->ui32BuildRevision,
(psBuildInfo->ui32BuildType == BUILD_TYPE_DEBUG) ?
STR_DEBUG : STR_RELEASE,
psBuildInfo->ui32BuildOptions,
PVR_BUILD_DIR);
psBuildInfo = &psPVRSRVData->sDriverInfo.sKMBuildInfo;
DIPrintf(psEntry, DI_PRINT_VERSION_FMTSPEC,
"KM Driver (" PVR_ARCH_NAME ")",
PVRVERSION_UNPACK_MAJ(psBuildInfo->ui32BuildVersion),
PVRVERSION_UNPACK_MIN(psBuildInfo->ui32BuildVersion),
psBuildInfo->ui32BuildRevision,
(psBuildInfo->ui32BuildType == BUILD_TYPE_DEBUG) ?
STR_DEBUG : STR_RELEASE,
psBuildInfo->ui32BuildOptions,
PVR_BUILD_DIR);
}
else
{
/* bIsNoMatch is `false` in one of the following cases:
* - UM & KM version parameters actually match.
* - A comparison between UM & KM has not been made yet, because no
* client ever connected.
*
* In both cases, available (KM) version info is the best output we
* can provide.
*/
DIPrintf(psEntry, "Driver Version: %s (%s) (%s) build options: "
"0x%08lx %s\n", PVRVERSION_STRING, PVR_ARCH_NAME,
PVR_BUILD_TYPE, RGX_BUILD_OPTIONS_KM, PVR_BUILD_DIR);
}
}
else if (pvPriv != NULL)
{
PVRSRV_DEVICE_NODE *psDevNode = (PVRSRV_DEVICE_NODE *) pvPriv;
PVRSRV_DEVICE_CONFIG *psDevConfig = psDevNode->psDevConfig;
#ifdef SUPPORT_RGX
PVRSRV_RGXDEV_INFO *psDevInfo = psDevNode->pvDevice;
#if defined(DEBUG) || defined(SUPPORT_VALIDATION)
IMG_CHAR pszBuildOptions[BUILD_OPT_LEN];
IMG_UINT32 ui32BuildOptionLen = 0;
static const char* aszOptions[] = RGX_BUILD_OPTIONS_LIST;
int i = 0;
#endif
#endif /* SUPPORT_RGX */
IMG_BOOL bFwVersionInfoPrinted = IMG_FALSE;
DIPrintf(psEntry, "\nDevice Name: %s\n", psDevConfig->pszName);
DIPrintf(psEntry, "Device ID: %u:%d\n", psDevNode->sDevId.ui32InternalID,
psDevNode->sDevId.i32OsDeviceID);
if (psDevConfig->pszVersion)
{
DIPrintf(psEntry, "Device Version: %s\n",
psDevConfig->pszVersion);
}
if (psDevNode->pfnDeviceVersionString)
{
IMG_CHAR *pszVerStr;
if (psDevNode->pfnDeviceVersionString(psDevNode,
&pszVerStr) == PVRSRV_OK)
{
DIPrintf(psEntry, "%s\n", pszVerStr);
OSFreeMem(pszVerStr);
}
}
#ifdef SUPPORT_RGX
/* print device's firmware version info */
if (psDevInfo->psRGXFWIfOsInitMemDesc != NULL)
{
/* psDevInfo->psRGXFWIfOsInitMemDesc should be permanently mapped */
if (psDevInfo->psRGXFWIfOsInit != NULL)
{
if (psDevInfo->psRGXFWIfOsInit->sRGXCompChecks.bUpdated)
{
const RGXFWIF_COMPCHECKS *psRGXCompChecks =
&psDevInfo->psRGXFWIfOsInit->sRGXCompChecks;
IMG_UINT32 ui32DDKVer = psRGXCompChecks->ui32DDKVersion;
DIPrintf(psEntry, DI_PRINT_VERSION_FMTSPEC,
"Firmware",
PVRVERSION_UNPACK_MAJ(ui32DDKVer),
PVRVERSION_UNPACK_MIN(ui32DDKVer),
psRGXCompChecks->ui32DDKBuild,
((psRGXCompChecks->ui32BuildOptions &
OPTIONS_DEBUG_MASK) ? STR_DEBUG : STR_RELEASE),
psRGXCompChecks->ui32BuildOptions,
PVR_BUILD_DIR);
bFwVersionInfoPrinted = IMG_TRUE;
#if defined(DEBUG) || defined(SUPPORT_VALIDATION)
DIPrintf(psEntry, "Firmware Build Options:\n");
for (i = 0; i < ARRAY_SIZE(aszOptions); i++)
{
if ((psRGXCompChecks->ui32BuildOptions & 1<<i))
{
_AppendOptionStr(pszBuildOptions, aszOptions[i], psEntry, &ui32BuildOptionLen);
}
}
if (ui32BuildOptionLen != 0)
{
DIPrintf(psEntry, "%s", pszBuildOptions);
}
DIPrintf(psEntry, "\n");
#endif
}
}
else
{
PVR_DPF((PVR_DBG_ERROR, "%s: Error acquiring CPU virtual "
"address of FWInitMemDesc", __func__));
}
}
#endif /* SUPPORT_RGX */
if (!bFwVersionInfoPrinted)
{
DIPrintf(psEntry, "Firmware Version: Info unavailable %s\n",
#ifdef NO_HARDWARE
"on NoHW driver"
#else /* NO_HARDWARE */
"(Is INIT complete?)"
#endif /* NO_HARDWARE */
);
}
}
return 0;
}
#if defined(SUPPORT_RGX) && defined(SUPPORT_POWER_SAMPLING_VIA_DEBUGFS)
/*************************************************************************/ /*!
Power data DebugFS entry
*/ /**************************************************************************/
static PVRSRV_ERROR SendPowerCounterCommand(PVRSRV_DEVICE_NODE* psDeviceNode,
RGXFWIF_COUNTER_DUMP_REQUEST eRequestType,
IMG_UINT32 *pui32kCCBCommandSlot)
{
PVRSRV_ERROR eError;
RGXFWIF_KCCB_CMD sCounterDumpCmd;
PVRSRV_VZ_RET_IF_MODE(GUEST, PVRSRV_ERROR_NOT_SUPPORTED);
sCounterDumpCmd.eCmdType = RGXFWIF_KCCB_CMD_COUNTER_DUMP;
sCounterDumpCmd.uCmdData.sCounterDumpConfigData.eCounterDumpRequest = eRequestType;
eError = RGXScheduleCommandAndGetKCCBSlot(psDeviceNode->pvDevice,
RGXFWIF_DM_GP,
&sCounterDumpCmd,
0,
PDUMP_FLAGS_CONTINUOUS,
pui32kCCBCommandSlot);
PVR_LOG_IF_ERROR(eError, "RGXScheduleCommandAndGetKCCBSlot");
return eError;
}
static int _DebugPowerDataDIShow(OSDI_IMPL_ENTRY *psEntry, void *pvData)
{
PVRSRV_DEVICE_NODE *psDeviceNode = DIGetPrivData(psEntry);
PVRSRV_RGXDEV_INFO *psDevInfo = psDeviceNode->pvDevice;
IMG_UINT32 ui32kCCBCommandSlot;
PVRSRV_ERROR eError = PVRSRV_OK;
PVR_UNREFERENCED_PARAMETER(pvData);
if (psDeviceNode->eDevState != PVRSRV_DEVICE_STATE_ACTIVE)
{
PVR_DPF((PVR_DBG_ERROR, "Device not initialised when "
"power counter data was requested!"));
return -EIO;
}
OSLockAcquire(psDevInfo->hCounterDumpingLock);
eError = SendPowerCounterCommand(psDeviceNode,
RGXFWIF_PWR_COUNTER_DUMP_SAMPLE,
&ui32kCCBCommandSlot);
if (eError != PVRSRV_OK)
{
OSLockRelease(psDevInfo->hCounterDumpingLock);
return -EIO;
}
/* Wait for FW complete completion */
eError = RGXWaitForKCCBSlotUpdate(psDevInfo,
ui32kCCBCommandSlot,
PDUMP_FLAGS_CONTINUOUS);
if (eError != PVRSRV_OK)
{
PVR_LOG_ERROR(eError, "RGXWaitForKCCBSlotUpdate");
OSLockRelease(psDevInfo->hCounterDumpingLock);
return -EIO;
}
/* Read back the buffer */
{
IMG_UINT32* pui32PowerBuffer;
IMG_UINT32 ui32NumOfRegs, ui32SamplePeriod;
IMG_UINT32 i, j;
eError = DevmemAcquireCpuVirtAddr(psDevInfo->psCounterBufferMemDesc,
(void**)&pui32PowerBuffer);
if (eError != PVRSRV_OK)
{
PVR_LOG_ERROR(eError, "DevmemAcquireCpuVirtAddr");
OSLockRelease(psDevInfo->hCounterDumpingLock);
return -EIO;
}
ui32NumOfRegs = *pui32PowerBuffer++;
ui32SamplePeriod = *pui32PowerBuffer++;
if (ui32NumOfRegs)
{
DIPrintf(psEntry, "Power counter data for device\n");
DIPrintf(psEntry, "Sample period: 0x%08x\n", ui32SamplePeriod);
for (i = 0; i < ui32NumOfRegs; i++)
{
IMG_UINT32 ui32High, ui32Low;
IMG_UINT32 ui32RegOffset = *pui32PowerBuffer++;
IMG_UINT32 ui32NumOfInstances = *pui32PowerBuffer++;
PVR_ASSERT(ui32NumOfInstances);
DIPrintf(psEntry, "0x%08x:", ui32RegOffset);
for (j = 0; j < ui32NumOfInstances; j++)
{
ui32Low = *pui32PowerBuffer++;
ui32High = *pui32PowerBuffer++;
DIPrintf(psEntry, " 0x%016llx",
(IMG_UINT64) ui32Low | (IMG_UINT64) ui32High << 32);
}
DIPrintf(psEntry, "\n");
}
}
DevmemReleaseCpuVirtAddr(psDevInfo->psCounterBufferMemDesc);
}
OSLockRelease(psDevInfo->hCounterDumpingLock);
return eError;
}
static IMG_INT64 PowerDataSet(const IMG_CHAR __user *pcBuffer,
IMG_UINT64 ui64Count, IMG_UINT64 *pui64Pos,
void *pvData)
{
PVRSRV_DEVICE_NODE *psDeviceNode = (PVRSRV_DEVICE_NODE*)pvData;
PVRSRV_RGXDEV_INFO *psDevInfo = psDeviceNode->pvDevice;
RGXFWIF_COUNTER_DUMP_REQUEST eRequest;
IMG_UINT32 ui32kCCBCommandSlot;
PVR_RETURN_IF_FALSE(pcBuffer != NULL, -EIO);
PVR_RETURN_IF_FALSE(pui64Pos != NULL && *pui64Pos == 0, -EIO);
PVR_RETURN_IF_FALSE(ui64Count >= 1, -EINVAL);
PVR_RETURN_IF_FALSE(pcBuffer[ui64Count - 1] == '\0', -EINVAL);
if (psDeviceNode->eDevState != PVRSRV_DEVICE_STATE_ACTIVE)
{
PVR_DPF((PVR_DBG_ERROR, "Device not initialised when "
"power counter data was requested!"));
return -EIO;
}
if (pcBuffer[0] == '1')
{
eRequest = RGXFWIF_PWR_COUNTER_DUMP_START;
}
else if (pcBuffer[0] == '0')
{
eRequest = RGXFWIF_PWR_COUNTER_DUMP_STOP;
}
else
{
return -EINVAL;
}
OSLockAcquire(psDevInfo->hCounterDumpingLock);
SendPowerCounterCommand(psDeviceNode,
eRequest,
&ui32kCCBCommandSlot);
OSLockRelease(psDevInfo->hCounterDumpingLock);
*pui64Pos += ui64Count;
return ui64Count;
}
#endif /* defined(SUPPORT_RGX) && defined(SUPPORT_POWER_SAMPLING_VIA_DEBUGFS) */
/*************************************************************************/ /*!
Status DebugFS entry
*/ /**************************************************************************/
static void *_DebugStatusCompare_AnyVaCb(PVRSRV_DEVICE_NODE *psDevNode,
va_list va)
{
IMG_UINT64 *pui64CurrentPosition = va_arg(va, IMG_UINT64 *);
IMG_UINT64 ui64Position = va_arg(va, IMG_UINT64);
IMG_UINT64 ui64CurrentPosition = *pui64CurrentPosition;
(*pui64CurrentPosition)++;
return (ui64CurrentPosition == ui64Position) ? psDevNode : NULL;
}
static void *_DebugStatusDIStart(OSDI_IMPL_ENTRY *psEntry, IMG_UINT64 *pui64Pos)
{
PVRSRV_DATA *psPVRSRVData = DIGetPrivData(psEntry);
IMG_UINT64 uiCurrentPosition = 1;
PVRSRV_DEVICE_NODE *psDeviceNode;
if (*pui64Pos == 0)
{
return DI_START_TOKEN;
}
OSWRLockAcquireRead(psPVRSRVData->hDeviceNodeListLock);
psDeviceNode = List_PVRSRV_DEVICE_NODE_Any_va(psPVRSRVData->psDeviceNodeList,
_DebugStatusCompare_AnyVaCb,
&uiCurrentPosition,
*pui64Pos);
OSWRLockReleaseRead(psPVRSRVData->hDeviceNodeListLock);
return psDeviceNode;
}
static void _DebugStatusDIStop(OSDI_IMPL_ENTRY *psEntry, void *pvData)
{
PVR_UNREFERENCED_PARAMETER(psEntry);
PVR_UNREFERENCED_PARAMETER(pvData);
}
static void *_DebugStatusDINext(OSDI_IMPL_ENTRY *psEntry,
void *pvData,
IMG_UINT64 *pui64Pos)
{
PVRSRV_DATA *psPVRSRVData = DIGetPrivData(psEntry);
IMG_UINT64 uiCurrentPosition = 1;
PVRSRV_DEVICE_NODE *psDeviceNode;
PVR_UNREFERENCED_PARAMETER(pvData);
(*pui64Pos)++;
OSWRLockAcquireRead(psPVRSRVData->hDeviceNodeListLock);
psDeviceNode = List_PVRSRV_DEVICE_NODE_Any_va(psPVRSRVData->psDeviceNodeList,
_DebugStatusCompare_AnyVaCb,
&uiCurrentPosition,
*pui64Pos);
OSWRLockReleaseRead(psPVRSRVData->hDeviceNodeListLock);
return psDeviceNode;
}
static int _DebugStatusDIShow(OSDI_IMPL_ENTRY *psEntry, void *pvData)
{
if (pvData == DI_START_TOKEN)
{
PVRSRV_DATA *psPVRSRVData = DIGetPrivData(psEntry);
if (psPVRSRVData != NULL)
{
switch (psPVRSRVData->eServicesState)
{
case PVRSRV_SERVICES_STATE_OK:
DIPrintf(psEntry, "Driver Status: OK\n");
break;
case PVRSRV_SERVICES_STATE_BAD:
DIPrintf(psEntry, "Driver Status: BAD\n");
break;
case PVRSRV_SERVICES_STATE_UNDEFINED:
DIPrintf(psEntry, "Driver Status: UNDEFINED\n");
break;
default:
DIPrintf(psEntry, "Driver Status: UNKNOWN (%d)\n",
psPVRSRVData->eServicesState);
break;
}
}
}
else if (pvData != NULL)
{
PVRSRV_DEVICE_NODE *psDeviceNode = (PVRSRV_DEVICE_NODE *)pvData;
IMG_CHAR *pszStatus = "";
IMG_CHAR *pszReason = "";
PVRSRV_DEVICE_HEALTH_STATUS eHealthStatus;
PVRSRV_DEVICE_HEALTH_REASON eHealthReason;
DIPrintf(psEntry, "\nDevice ID: %u:%d\n", psDeviceNode->sDevId.ui32InternalID,
psDeviceNode->sDevId.i32OsDeviceID);
/* Update the health status now if possible... */
if (psDeviceNode->pfnUpdateHealthStatus)
{
psDeviceNode->pfnUpdateHealthStatus(psDeviceNode, IMG_FALSE);
}
eHealthStatus = OSAtomicRead(&psDeviceNode->eHealthStatus);
eHealthReason = OSAtomicRead(&psDeviceNode->eHealthReason);
switch (eHealthStatus)
{
case PVRSRV_DEVICE_HEALTH_STATUS_OK: pszStatus = "OK"; break;
case PVRSRV_DEVICE_HEALTH_STATUS_NOT_RESPONDING: pszStatus = "NOT RESPONDING"; break;
case PVRSRV_DEVICE_HEALTH_STATUS_DEAD: pszStatus = "DEAD"; break;
case PVRSRV_DEVICE_HEALTH_STATUS_FAULT: pszStatus = "FAULT"; break;
case PVRSRV_DEVICE_HEALTH_STATUS_UNDEFINED: pszStatus = "UNDEFINED"; break;
default: pszStatus = "UNKNOWN"; break;
}
switch (eHealthReason)
{
case PVRSRV_DEVICE_HEALTH_REASON_NONE: pszReason = ""; break;
case PVRSRV_DEVICE_HEALTH_REASON_ASSERTED: pszReason = " (Asserted)"; break;
case PVRSRV_DEVICE_HEALTH_REASON_POLL_FAILING: pszReason = " (Poll failing)"; break;
case PVRSRV_DEVICE_HEALTH_REASON_TIMEOUTS: pszReason = " (Global Event Object timeouts rising)"; break;
case PVRSRV_DEVICE_HEALTH_REASON_QUEUE_CORRUPT: pszReason = " (KCCB offset invalid)"; break;
case PVRSRV_DEVICE_HEALTH_REASON_QUEUE_STALLED: pszReason = " (KCCB stalled)"; break;
case PVRSRV_DEVICE_HEALTH_REASON_IDLING: pszReason = " (Idling)"; break;
case PVRSRV_DEVICE_HEALTH_REASON_RESTARTING: pszReason = " (Restarting)"; break;
case PVRSRV_DEVICE_HEALTH_REASON_MISSING_INTERRUPTS: pszReason = " (Missing interrupts)"; break;
default: pszReason = " (Unknown reason)"; break;
}
DIPrintf(psEntry, "Firmware Status: %s%s\n", pszStatus, pszReason);
if (PVRSRV_ERROR_LIMIT_REACHED)
{
DIPrintf(psEntry, "Server Errors: %d+\n", IMG_UINT32_MAX);
}
else
{
DIPrintf(psEntry, "Server Errors: %d\n", PVRSRV_KM_ERRORS);
}
/* Write other useful stats to aid the test cycle... */
if (psDeviceNode->pvDevice != NULL)
{
#ifdef SUPPORT_RGX
PVRSRV_RGXDEV_INFO *psDevInfo = psDeviceNode->pvDevice;
const RGXFWIF_HWRINFOBUF *psHWRInfoBuf = psDevInfo->psRGXFWIfHWRInfoBufCtl;
const RGXFWIF_SYSDATA *psFwSysData = psDevInfo->psRGXFWIfFwSysData;
#ifdef PVRSRV_DEBUG_LISR_EXECUTION
/* Show the detected #LISR, #MISR scheduled calls */
DIPrintf(psEntry, "RGX #LISR: %llu\n", psDeviceNode->ui64nLISR);
DIPrintf(psEntry, "RGX #MISR: %llu\n", psDeviceNode->ui64nMISR);
#endif /* PVRSRV_DEBUG_LISR_EXECUTION */
/* Calculate the number of HWR events in total across all the DMs... */
if (psHWRInfoBuf != NULL)
{
IMG_UINT32 ui32HWREventCount = 0;
IMG_UINT32 ui32CRREventCount = 0;
IMG_UINT32 ui32DMIndex;
for (ui32DMIndex = 0; ui32DMIndex < RGXFWIF_DM_MAX; ui32DMIndex++)
{
ui32HWREventCount += psHWRInfoBuf->aui32HwrDmLockedUpCount[ui32DMIndex];
ui32CRREventCount += psHWRInfoBuf->aui32HwrDmOverranCount[ui32DMIndex];
}
DIPrintf(psEntry, "HWR Event Count: %d\n", ui32HWREventCount);
DIPrintf(psEntry, "CRR Event Count: %d\n", ui32CRREventCount);
#ifdef PVRSRV_STALLED_CCB_ACTION
/* Write the number of Sync Lockup Recovery (SLR) events... */
DIPrintf(psEntry, "SLR Event Count: %d\n", psDevInfo->psRGXFWIfFwOsData->ui32ForcedUpdatesRequested);
#endif /* PVRSRV_STALLED_CCB_ACTION */
}
/* Show error counts */
DIPrintf(psEntry, "WGP Error Count: %d\n", psDevInfo->sErrorCounts.ui32WGPErrorCount);
DIPrintf(psEntry, "TRP Error Count: %d\n", psDevInfo->sErrorCounts.ui32TRPErrorCount);
/*
* Guest drivers do not support the following functionality:
* - Perform actual on-chip fw tracing.
* - Collect actual on-chip GPU utilization stats.
* - Perform actual on-chip GPU power/dvfs management.
* - As a result no more information can be provided.
*/
if (!PVRSRV_VZ_MODE_IS(GUEST))
{
if (psFwSysData != NULL)
{
DIPrintf(psEntry, "FWF Event Count: %d\n", psFwSysData->ui32FWFaults);
}
/* Write the number of APM events... */
DIPrintf(psEntry, "APM Event Count: %d\n", psDevInfo->ui32ActivePMReqTotal);
/* Write the current GPU Utilisation values... */
if (psDevInfo->pfnGetGpuUtilStats &&
eHealthStatus == PVRSRV_DEVICE_HEALTH_STATUS_OK)
{
RGXFWIF_GPU_UTIL_STATS sGpuUtilStats;
PVRSRV_ERROR eError = PVRSRV_OK;
eError = psDevInfo->pfnGetGpuUtilStats(psDeviceNode,
ghGpuUtilUserDebugFS,
&sGpuUtilStats);
if ((eError == PVRSRV_OK) &&
((IMG_UINT32)sGpuUtilStats.ui64GpuStatCumulative))
{
IMG_UINT64 util;
IMG_UINT32 rem;
util = 100 * sGpuUtilStats.ui64GpuStatActive;
util = OSDivide64(util, (IMG_UINT32)sGpuUtilStats.ui64GpuStatCumulative, &rem);
DIPrintf(psEntry, "GPU Utilisation: %u%%\n", (IMG_UINT32)util);
}
else
{
DIPrintf(psEntry, "GPU Utilisation: -\n");
}
}
}
#endif /* SUPPORT_RGX */
}
}
return 0;
}
static IMG_INT64 DebugStatusSet(const IMG_CHAR *pcBuffer, IMG_UINT64 ui64Count,
IMG_UINT64 *pui64Pos, void *pvData)
{
PVRSRV_DATA *psPVRSRVData = PVRSRVGetPVRSRVData();
PVR_RETURN_IF_FALSE(pcBuffer != NULL, -EIO);
PVR_RETURN_IF_FALSE(pui64Pos != NULL && *pui64Pos == 0, -EIO);
PVR_RETURN_IF_FALSE(ui64Count >= 1, -EINVAL);
PVR_RETURN_IF_FALSE(pcBuffer[0] == 'k' || pcBuffer[0] == 'K', -EINVAL);
PVR_RETURN_IF_FALSE(pcBuffer[ui64Count - 1] == '\0', -EINVAL);
psPVRSRVData->eServicesState = PVRSRV_SERVICES_STATE_BAD;
*pui64Pos += ui64Count;
return ui64Count;
}
/*************************************************************************/ /*!
Dump Debug DebugFS entry
*/ /**************************************************************************/
static int _DebugDumpDebugDIShow(OSDI_IMPL_ENTRY *psEntry, void *pvData)
{
PVRSRV_DEVICE_NODE *psDeviceNode = DIGetPrivData(psEntry);
PVR_UNREFERENCED_PARAMETER(pvData);
if (psDeviceNode->pvDevice != NULL)
{
PVRSRVDebugRequest(psDeviceNode, DEBUG_REQUEST_VERBOSITY_MAX,
_DumpDebugDIPrintfWrapper, psEntry);
}
return 0;
}
#ifdef SUPPORT_RGX
/*************************************************************************/ /*!
Firmware Trace DebugFS entry
*/ /**************************************************************************/
static int _DebugFWTraceDIShow(OSDI_IMPL_ENTRY *psEntry, void *pvData)
{
PVRSRV_DEVICE_NODE *psDeviceNode = DIGetPrivData(psEntry);
PVRSRV_RGXDEV_INFO *psDevInfo = psDeviceNode->pvDevice;
if (psDevInfo != NULL)
{
RGXDumpFirmwareTrace(_DumpDebugDIPrintfWrapper, psEntry, psDevInfo);
}
return 0;
}
/*************************************************************************/ /*!
Firmware Translated Page Tables DebugFS entry
*/ /**************************************************************************/
static void _DocumentFwMapping(OSDI_IMPL_ENTRY *psEntry,
PVRSRV_RGXDEV_INFO *psDevInfo,
IMG_UINT32 ui32FwVA,
IMG_CPU_PHYADDR sCpuPA,
IMG_DEV_PHYADDR sDevPA,
IMG_UINT64 ui64PTE)
{
#if defined(RGX_FEATURE_MIPS_BIT_MASK)
if (RGX_IS_FEATURE_SUPPORTED(psDevInfo, MIPS))
{
DIPrintf(psEntry, "| 0x%8X | "
"0x%16" IMG_UINT64_FMTSPECX " | "
"0x%16" IMG_UINT64_FMTSPECX " | "
"%s%s%s |\n",
ui32FwVA,
(IMG_UINT64) sCpuPA.uiAddr,
sDevPA.uiAddr,
gapszMipsPermissionPTFlags[RGXMIPSFW_TLB_GET_INHIBIT(ui64PTE)],
gapszMipsDirtyGlobalValidPTFlags[RGXMIPSFW_TLB_GET_DGV(ui64PTE)],
gapszMipsCoherencyPTFlags[RGXMIPSFW_TLB_GET_COHERENCY(ui64PTE)]);
}
else
#endif
{
/* META and RISCV use a subset of the GPU's virtual address space */
DIPrintf(psEntry, "| 0x%8X | "
"0x%16" IMG_UINT64_FMTSPECX " | "
"0x%16" IMG_UINT64_FMTSPECX " | "
"%s%s%s%s%s%s |\n",
ui32FwVA,
(IMG_UINT64) sCpuPA.uiAddr,
sDevPA.uiAddr,
BITMASK_HAS(ui64PTE, RGX_MMUCTRL_PT_DATA_ENTRY_PENDING_EN) ? "P" : " ",
BITMASK_HAS(ui64PTE, RGX_MMUCTRL_PT_DATA_PM_SRC_EN) ? "PM" : " ",
#if defined(RGX_MMUCTRL_PT_DATA_SLC_BYPASS_CTRL_EN)
BITMASK_HAS(ui64PTE, RGX_MMUCTRL_PT_DATA_SLC_BYPASS_CTRL_EN) ? "B" : " ",
#else
" ",
#endif
BITMASK_HAS(ui64PTE, RGX_MMUCTRL_PT_DATA_CC_EN) ? "C" : " ",
BITMASK_HAS(ui64PTE, RGX_MMUCTRL_PT_DATA_READ_ONLY_EN) ? "RO" : "RW",
BITMASK_HAS(ui64PTE, RGX_MMUCTRL_PT_DATA_VALID_EN) ? "V" : " ");
}
}
static int _FirmwareMappingsDIShow(OSDI_IMPL_ENTRY *psEntry, void *pvData)
{
PVRSRV_DEVICE_NODE *psDeviceNode;
PVRSRV_RGXDEV_INFO *psDevInfo;
IMG_UINT32 ui32FwVA;
IMG_UINT32 ui32FwPageSize;
IMG_UINT32 ui32OSID;
psDeviceNode = DIGetPrivData(psEntry);
if ((psDeviceNode == NULL) ||
(psDeviceNode->pvDevice == NULL) ||
(((PVRSRV_RGXDEV_INFO *)psDeviceNode->pvDevice)->psKernelMMUCtx == NULL))
{
/* The Kernel MMU context containing the Firmware mappings is not initialised */
return 0;
}
psDevInfo = psDeviceNode->pvDevice;
DIPrintf(psEntry, "+-----------------+------------------------+------------------------+--------------+\n"
"| Firmware | CPU | Device | PTE |\n"
"| Virtual Address | Physical Address | Physical Address | Flags |\n"
"+-----------------+------------------------+------------------------+ +\n");
#if defined(RGX_FEATURE_MIPS_BIT_MASK)
if (RGX_IS_FEATURE_SUPPORTED(psDevInfo, MIPS))
{
DIPrintf(psEntry, "| RI/XI = Read / Execution Inhibit |\n"
"| C = Cache Coherent |\n"
"| D = Dirty Page Table Entry |\n"
"| V = Valid Page Table Entry |\n"
"| G = Global Page Table Entry |\n"
"+-----------------+------------------------+------------------------+--------------+\n");
/* MIPS uses the same page size as the OS */
ui32FwPageSize = OSGetPageSize();
}
else
#endif
{
DIPrintf(psEntry, "| P = Pending Page Table Entry |\n"
"| PM = Parameter Manager Source |\n"
"| B = Bypass SLC |\n"
"| C = Cache Coherent |\n"
"| RW/RO = Device Access Rights |\n"
"| V = Valid Page Table Entry |\n"
"+-----------------+------------------------+------------------------+--------------+\n");
ui32FwPageSize = BIT(RGX_MMUCTRL_PAGE_4KB_RANGE_SHIFT);
}
for (ui32OSID = 0; ui32OSID < RGX_NUM_OS_SUPPORTED; ui32OSID++)
{
IMG_UINT32 ui32FwHeapBase = (IMG_UINT32) ((RGX_FIRMWARE_RAW_HEAP_BASE +
(ui32OSID * RGX_FIRMWARE_RAW_HEAP_SIZE)) & UINT_MAX);
IMG_UINT32 ui32FwHeapEnd = ui32FwHeapBase + (IMG_UINT32) (RGX_FIRMWARE_RAW_HEAP_SIZE & UINT_MAX);
DIPrintf(psEntry, "| OS ID %u |\n"
"+-----------------+------------------------+------------------------+--------------+\n", ui32OSID);
for (ui32FwVA = ui32FwHeapBase;
ui32FwVA < ui32FwHeapEnd;
ui32FwVA += ui32FwPageSize)
{
PVRSRV_ERROR eError;
IMG_UINT64 ui64PTE = 0U;
IMG_CPU_PHYADDR sCpuPA = {0U};
IMG_DEV_PHYADDR sDevPA = {0U};
eError = RGXGetFwMapping(psDevInfo, ui32FwVA, &sCpuPA, &sDevPA, &ui64PTE);
if (eError == PVRSRV_OK)
{
_DocumentFwMapping(psEntry, psDevInfo, ui32FwVA, sCpuPA, sDevPA, ui64PTE);
}
else if (eError != PVRSRV_ERROR_DEVICEMEM_NO_MAPPING)
{
PVR_LOG_ERROR(eError, "RGXGetFwMapping");
return -EIO;
}
}
DIPrintf(psEntry, "+-----------------+------------------------+------------------------+--------------+\n");
if (PVRSRV_VZ_MODE_IS(NATIVE))
{
break;
}
}
return 0;
}
#ifdef SUPPORT_FIRMWARE_GCOV
static void *_FirmwareGcovDIStart(OSDI_IMPL_ENTRY *psEntry, IMG_UINT64 *pui64Pos)
{
PVRSRV_DEVICE_NODE *psDeviceNode = DIGetPrivData(psEntry);
PVRSRV_RGXDEV_INFO *psDevInfo = psDeviceNode->pvDevice;
if (psDevInfo != NULL)
{
if (psDevInfo->psFirmwareGcovBufferMemDesc != NULL)
{
void *pvCpuVirtAddr;
DevmemAcquireCpuVirtAddr(psDevInfo->psFirmwareGcovBufferMemDesc, &pvCpuVirtAddr);
return *pui64Pos ? NULL : pvCpuVirtAddr;
}
}
return NULL;
}
static void _FirmwareGcovDIStop(OSDI_IMPL_ENTRY *psEntry, void *pvData)
{
PVRSRV_DEVICE_NODE *psDeviceNode = DIGetPrivData(psEntry);
PVRSRV_RGXDEV_INFO *psDevInfo = psDeviceNode->pvDevice;
PVR_UNREFERENCED_PARAMETER(pvData);
if (psDevInfo != NULL)
{
if (psDevInfo->psFirmwareGcovBufferMemDesc != NULL)
{
DevmemReleaseCpuVirtAddr(psDevInfo->psFirmwareGcovBufferMemDesc);
}
}
}
static void *_FirmwareGcovDINext(OSDI_IMPL_ENTRY *psEntry,
void *pvData,
IMG_UINT64 *pui64Pos)
{
PVR_UNREFERENCED_PARAMETER(psEntry);
PVR_UNREFERENCED_PARAMETER(pvData);
PVR_UNREFERENCED_PARAMETER(pui64Pos);
return NULL;
}
static int _FirmwareGcovDIShow(OSDI_IMPL_ENTRY *psEntry, void *pvData)
{
PVRSRV_DEVICE_NODE *psDeviceNode = DIGetPrivData(psEntry);
PVRSRV_RGXDEV_INFO *psDevInfo = psDeviceNode->pvDevice;
if (psDevInfo != NULL)
{
DIWrite(psEntry, pvData, psDevInfo->ui32FirmwareGcovSize);
}
return 0;
}
#endif /* SUPPORT_FIRMWARE_GCOV */
#ifdef SUPPORT_POWER_VALIDATION_VIA_DEBUGFS
/*************************************************************************/ /*!
Power monitoring DebugFS entry
*/ /**************************************************************************/
static int _PowMonTraceDIShow(OSDI_IMPL_ENTRY *psEntry, void *pvData)
{
PVRSRV_DEVICE_NODE *psDeviceNode = DIGetPrivData(psEntry);
PVRSRV_RGXDEV_INFO *psDevInfo = psDeviceNode->pvDevice;
PVR_UNREFERENCED_PARAMETER(pvData);
if (psDevInfo != NULL)
{
RGXDumpPowerMonitoring(_DumpDebugDIPrintfWrapper, psEntry, psDevInfo);
}
return 0;
}
#endif /* SUPPORT_POWER_VALIDATION_VIA_DEBUGFS */
#ifdef SUPPORT_VALIDATION
#ifndef SYS_RGX_DEV_UNMAPPED_FW_REG
#define SYS_RGX_DEV_UNMAPPED_FW_REG 0XFFFFFFFF
#endif
#define DI_RGXREGS_TIMEOUT_MS 1000
/*************************************************************************/ /*!
RGX Registers Dump DebugFS entry
*/ /**************************************************************************/
static IMG_INT64 _RgxRegsSeek(IMG_UINT64 ui64Offset, void *pvData)
{
PVRSRV_DEVICE_NODE *psDeviceNode = (PVRSRV_DEVICE_NODE*)pvData;
PVRSRV_RGXDEV_INFO *psDevInfo;
PVR_LOG_RETURN_IF_FALSE(psDeviceNode != NULL, "psDeviceNode is NULL", -1);
psDevInfo = psDeviceNode->pvDevice;
PVR_LOG_RETURN_IF_FALSE(ui64Offset <= (psDevInfo->ui32RegSize - 4),
"register offset is too big", -1);
return ui64Offset;
}
static IMG_INT64 _RgxRegsRead(IMG_CHAR *pcBuffer, IMG_UINT64 ui64Count,
IMG_UINT64 *pui64Pos, void *pvData)
{
PVRSRV_DEVICE_NODE *psDeviceNode = (PVRSRV_DEVICE_NODE*)pvData;
PVRSRV_ERROR eError = PVRSRV_OK;
IMG_UINT64 ui64RegVal = 0;
PVRSRV_RGXDEV_INFO *psDevInfo;
IMG_UINT64 ui64CompRes;
PVR_LOG_RETURN_IF_FALSE(psDeviceNode != NULL, "psDeviceNode is NULL", -ENXIO);
PVR_LOG_RETURN_IF_FALSE(ui64Count == 4 || ui64Count == 8,
"wrong RGX register size", -EIO);
PVR_LOG_RETURN_IF_FALSE(!(*pui64Pos & (ui64Count - 1)),
"register read offset isn't aligned", -EINVAL);
psDevInfo = psDeviceNode->pvDevice;
if (*pui64Pos >= SYS_RGX_DEV_UNMAPPED_FW_REG)
{
if (!psDevInfo->bFirmwareInitialised)
{
PVR_DPF((PVR_DBG_ERROR, "RGX Register offset is above PCI mapped range but "
"Firmware isn't yet initialised\n"));
return -EIO;
}
reinit_completion(&psDevInfo->sFwRegs.sRegComp);
eError = RGXScheduleRgxRegCommand(psDevInfo,
0x00,
ui64Count,
(IMG_UINT32) *pui64Pos,
IMG_FALSE);
if (eError != PVRSRV_OK)
{
PVR_LOG_ERROR(eError, "RGXScheduleRgxRegCommand");
return -EIO;
}
ui64CompRes = wait_for_completion_timeout(&psDevInfo->sFwRegs.sRegComp,
msecs_to_jiffies(DI_RGXREGS_TIMEOUT_MS));
if (!ui64CompRes)
{
PVR_DPF((PVR_DBG_ERROR, "FW RGX Register access timeout %#x\n",
(IMG_UINT32) *pui64Pos));
return -EIO;
}
OSCachedMemCopy(pcBuffer, &psDevInfo->sFwRegs.ui64RegVal, ui64Count);
}
else
{
ui64RegVal = ui64Count == 4 ?
OSReadHWReg32(psDevInfo->pvRegsBaseKM, *pui64Pos) :
OSReadHWReg64(psDevInfo->pvRegsBaseKM, *pui64Pos);
OSCachedMemCopy(pcBuffer, &ui64RegVal, ui64Count);
}
return ui64Count;
}
static IMG_INT64 _RgxRegsWrite(const IMG_CHAR *pcBuffer, IMG_UINT64 ui64Count,
IMG_UINT64 *pui64Pos, void *pvData)
{
PVRSRV_DEVICE_NODE *psDeviceNode = (PVRSRV_DEVICE_NODE*)pvData;
PVRSRV_ERROR eError = PVRSRV_OK;
IMG_UINT64 ui64RegVal = 0;
PVRSRV_RGXDEV_INFO *psDevInfo;
/* ignore the '\0' character */
ui64Count -= 1;
PVR_LOG_RETURN_IF_FALSE(psDeviceNode != NULL, "psDeviceNode is NULL", -ENXIO);
PVR_LOG_RETURN_IF_FALSE(ui64Count == 4 || ui64Count == 8,
"wrong RGX register size", -EIO);
PVR_LOG_RETURN_IF_FALSE(!(*pui64Pos & (ui64Count - 1)),
"register read offset isn't aligned", -EINVAL);
psDevInfo = psDeviceNode->pvDevice;
if (*pui64Pos >= SYS_RGX_DEV_UNMAPPED_FW_REG)
{
if (!psDevInfo->bFirmwareInitialised)
{
PVR_DPF((PVR_DBG_ERROR, "RGX Register offset is above PCI mapped range but "
"Firmware isn't yet initialised\n"));
return -EIO;
}
if (ui64Count == 4)
ui64RegVal = (IMG_UINT64) *((IMG_UINT32 *) pcBuffer);
else
ui64RegVal = *((IMG_UINT64 *) pcBuffer);
eError = RGXScheduleRgxRegCommand(psDevInfo,
ui64RegVal,
ui64Count,
(IMG_UINT32) *pui64Pos,
IMG_TRUE);
if (eError != PVRSRV_OK)
{
PVR_LOG_ERROR(eError, "RGXScheduleRgxRegCommand");
return -EIO;
}
}
else
{
if (ui64Count == 4)
{
OSWriteHWReg32(psDevInfo->pvRegsBaseKM, *pui64Pos,
*((IMG_UINT32 *) (void *) pcBuffer));
}
else
{
OSWriteHWReg64(psDevInfo->pvRegsBaseKM, *pui64Pos,
*((IMG_UINT64 *) (void *) pcBuffer));
}
}
return ui64Count;
}
#endif /* SUPPORT_VALIDATION */
#if defined(SUPPORT_VALIDATION) || defined(SUPPORT_RISCV_GDB)
#define RISCV_DMI_SIZE (8U)
static IMG_INT64 _RiscvDmiRead(IMG_CHAR *pcBuffer, IMG_UINT64 ui64Count,
IMG_UINT64 *pui64Pos, void *pvData)
{
PVRSRV_DEVICE_NODE *psDeviceNode = (PVRSRV_DEVICE_NODE *)pvData;
PVRSRV_DEVICE_DEBUG_INFO *psDebugInfo = &psDeviceNode->sDebugInfo;
ui64Count = MIN(RISCV_DMI_SIZE, ui64Count);
memcpy(pcBuffer, &psDebugInfo->ui64RiscvDmi, ui64Count);
return ui64Count;
}
static IMG_INT64 _RiscvDmiWrite(const IMG_CHAR *pcBuffer, IMG_UINT64 ui64Count,
IMG_UINT64 *pui64Pos, void *pvData)
{
PVRSRV_DEVICE_NODE *psDeviceNode = (PVRSRV_DEVICE_NODE *)pvData;
PVRSRV_RGXDEV_INFO *psDevInfo = psDeviceNode->pvDevice;
PVRSRV_DEVICE_DEBUG_INFO *psDebugInfo = &psDeviceNode->sDebugInfo;
if (psDevInfo == NULL)
{
PVR_DPF((PVR_DBG_ERROR, "%s: devinfo is NULL", __func__));
return 0;
}
ui64Count -= 1; /* Drop `\0` */
ui64Count = MIN(RISCV_DMI_SIZE, ui64Count);
memcpy(&psDebugInfo->ui64RiscvDmi, pcBuffer, ui64Count);
RGXRiscvDmiOp(psDevInfo, &psDebugInfo->ui64RiscvDmi);
return ui64Count;
}
#endif
#endif /* SUPPORT_RGX */
#ifdef SUPPORT_VALIDATION
static int TestMemLeakDIShow(OSDI_IMPL_ENTRY *psEntry, void *pvData)
{
PVRSRV_DATA *psPVRSRVData = PVRSRVGetPVRSRVData();
PVR_UNREFERENCED_PARAMETER(pvData);
PVR_RETURN_IF_FALSE(pvData != NULL, -EINVAL);
DIPrintf(psEntry, "os: %s, %u\ngpu: %s, %u\nmmu: %s, %u\n",
psPVRSRVData->sMemLeakIntervals.ui32OSAlloc ? "enabled" : "disabled",
psPVRSRVData->sMemLeakIntervals.ui32OSAlloc,
psPVRSRVData->sMemLeakIntervals.ui32GPU ? "enabled" : "disabled",
psPVRSRVData->sMemLeakIntervals.ui32GPU,
psPVRSRVData->sMemLeakIntervals.ui32MMU ? "enabled" : "disabled",
psPVRSRVData->sMemLeakIntervals.ui32MMU);
return 0;
}
static IMG_INT64 TestMemLeakDISet(const IMG_CHAR *pcBuffer, IMG_UINT64 ui64Count,
IMG_UINT64 *pui64Pos, void *pvData)
{
PVRSRV_DATA *psPVRSRVData = PVRSRVGetPVRSRVData();
IMG_CHAR *pcTemp;
unsigned long ui32MemLeakInterval;
PVR_UNREFERENCED_PARAMETER(pvData);
PVR_RETURN_IF_FALSE(pcBuffer != NULL, -EIO);
PVR_RETURN_IF_FALSE(pui64Pos != NULL && *pui64Pos == 0, -EIO);
PVR_RETURN_IF_FALSE(ui64Count <= 16, -EINVAL);
PVR_RETURN_IF_FALSE(pcBuffer[ui64Count - 1] == '\0', -EINVAL);
pcTemp = strchr(pcBuffer, ',');
if (kstrtoul(pcTemp+1, 0, &ui32MemLeakInterval) != 0)
{
return -EINVAL;
}
if (strncmp(pcBuffer, "os", pcTemp-pcBuffer) == 0)
{
psPVRSRVData->sMemLeakIntervals.ui32OSAlloc = ui32MemLeakInterval;
}
else if (strncmp(pcBuffer, "gpu", pcTemp-pcBuffer) == 0)
{
psPVRSRVData->sMemLeakIntervals.ui32GPU = ui32MemLeakInterval;
}
else if (strncmp(pcBuffer, "mmu", pcTemp-pcBuffer) == 0)
{
psPVRSRVData->sMemLeakIntervals.ui32MMU = ui32MemLeakInterval;
}
else
{
return -EINVAL;
}
*pui64Pos += ui64Count;
return ui64Count;
}
#endif /* SUPPORT_VALIDATION */
#if defined(DEBUG) || defined(PVR_DPF_ADHOC_DEBUG_ON)
/*************************************************************************/ /*!
Debug level DebugFS entry
*/ /**************************************************************************/
static int DebugLevelDIShow(OSDI_IMPL_ENTRY *psEntry, void *pvData)
{
DIPrintf(psEntry, "%u\n", OSDebugLevel());
return 0;
}
#ifndef __GNUC__
static int __builtin_ffsl(long int x)
{
for (size_t i = 0; i < sizeof(x) * 8; i++)
{
if (x & (1 << i))
{
return i + 1;
}
}
return 0;
}
#endif /* __GNUC__ */
static IMG_INT64 DebugLevelSet(const IMG_CHAR *pcBuffer, IMG_UINT64 ui64Count,
IMG_UINT64 *pui64Pos, void *pvData)
{
const IMG_UINT uiMaxBufferSize = 6;
IMG_UINT32 ui32Level;
PVR_RETURN_IF_FALSE(pcBuffer != NULL, -EIO);
PVR_RETURN_IF_FALSE(pui64Pos != NULL && *pui64Pos == 0, -EIO);
PVR_RETURN_IF_FALSE(ui64Count > 0 && ui64Count < uiMaxBufferSize, -EINVAL);
PVR_RETURN_IF_FALSE(pcBuffer[ui64Count - 1] == '\0', -EINVAL);
if (sscanf(pcBuffer, "%u", &ui32Level) == 0)
{
return -EINVAL;
}
OSSetDebugLevel(ui32Level & ((1 << __builtin_ffsl(DBGPRIV_LAST)) - 1));
*pui64Pos += ui64Count;
return ui64Count;
}
#endif /* defined(DEBUG) || defined(PVR_DPF_ADHOC_DEBUG_ON) */
PVRSRV_ERROR DebugCommonInitDriver(void)
{
PVRSRV_DATA *psPVRSRVData = PVRSRVGetPVRSRVData();
PVRSRV_ERROR eError;
PVR_ASSERT(psPVRSRVData != NULL);
/*
* The DebugFS entries are designed to work in a single device system but
* this function will be called multiple times in a multi-device system.
* Return an error in this case.
*/
if (gpsVersionDIEntry)
{
return -EEXIST;
}
#if defined(SUPPORT_RGX) && !defined(NO_HARDWARE)
if (SORgxGpuUtilStatsRegister(&ghGpuUtilUserDebugFS) != PVRSRV_OK)
{
return -ENOMEM;
}
#endif /* defined(SUPPORT_RGX) && !defined(NO_HARDWARE) */
{
DI_ITERATOR_CB sIterator = {
.pfnStart = _VersionDIStart,
.pfnStop = _VersionDIStop,
.pfnNext = _VersionDINext,
.pfnShow = _VersionDIShow
};
eError = DICreateEntry("version", NULL, &sIterator, psPVRSRVData,
DI_ENTRY_TYPE_GENERIC, &gpsVersionDIEntry);
PVR_GOTO_IF_ERROR(eError, return_error_);
}
{
DI_ITERATOR_CB sIterator = {
.pfnStart = _DebugStatusDIStart,
.pfnStop = _DebugStatusDIStop,
.pfnNext = _DebugStatusDINext,
.pfnShow = _DebugStatusDIShow,
.pfnWrite = DebugStatusSet,
//'K' expected + Null terminator
.ui32WriteLenMax= ((1U)+1U)
};
eError = DICreateEntry("status", NULL, &sIterator, psPVRSRVData,
DI_ENTRY_TYPE_GENERIC, &gpsStatusDIEntry);
PVR_GOTO_IF_ERROR(eError, return_error_);
}
#ifdef SUPPORT_VALIDATION
{
DI_ITERATOR_CB sIterator = {
.pfnShow = TestMemLeakDIShow,
.pfnWrite = TestMemLeakDISet,
//Function only allows max 15 chars + Null terminator
.ui32WriteLenMax = ((15U)+1U)
};
eError = DICreateEntry("test_memleak", NULL, &sIterator, psPVRSRVData,
DI_ENTRY_TYPE_GENERIC, &gpsTestMemLeakDIEntry);
PVR_GOTO_IF_ERROR(eError, return_error_);
}
#endif /* SUPPORT_VALIDATION */
#if defined(DEBUG) || defined(PVR_DPF_ADHOC_DEBUG_ON)
{
DI_ITERATOR_CB sIterator = {
.pfnShow = DebugLevelDIShow,
.pfnWrite = DebugLevelSet,
//Max value of 255(3 char) + Null terminator
.ui32WriteLenMax =((3U)+1U)
};
eError = DICreateEntry("debug_level", NULL, &sIterator, NULL,
DI_ENTRY_TYPE_GENERIC, &gpsDebugLevelDIEntry);
PVR_GOTO_IF_ERROR(eError, return_error_);
}
#endif /* defined(DEBUG) || defined(PVR_DPF_ADHOC_DEBUG_ON) */
return PVRSRV_OK;
return_error_:
DebugCommonDeInitDriver();
return eError;
}
void DebugCommonDeInitDriver(void)
{
#if defined(DEBUG) || defined(PVR_DPF_ADHOC_DEBUG_ON)
if (gpsDebugLevelDIEntry != NULL)
{
DIDestroyEntry(gpsDebugLevelDIEntry);
}
#endif /* defined(DEBUG) || defined(PVR_DPF_ADHOC_DEBUG_ON) */
#if defined(SUPPORT_RGX) && !defined(NO_HARDWARE)
if (ghGpuUtilUserDebugFS != NULL)
{
SORgxGpuUtilStatsUnregister(ghGpuUtilUserDebugFS);
ghGpuUtilUserDebugFS = NULL;
}
#endif /* defined(SUPPORT_RGX) && !defined(NO_HARDWARE) */
#ifdef SUPPORT_VALIDATION
if (gpsTestMemLeakDIEntry != NULL)
{
DIDestroyEntry(gpsTestMemLeakDIEntry);
}
#endif /* SUPPORT_VALIDATION */
if (gpsStatusDIEntry != NULL)
{
DIDestroyEntry(gpsStatusDIEntry);
}
if (gpsVersionDIEntry != NULL)
{
DIDestroyEntry(gpsVersionDIEntry);
}
}
PVRSRV_ERROR DebugCommonInitDevice(PVRSRV_DEVICE_NODE *psDeviceNode)
{
PVRSRV_DEVICE_DEBUG_INFO *psDebugInfo = &psDeviceNode->sDebugInfo;
PVRSRV_ERROR eError;
{
IMG_CHAR pszDeviceId[sizeof("gpu4294967296")];
OSSNPrintf(pszDeviceId, sizeof(pszDeviceId), "gpu%02d",
psDeviceNode->sDevId.ui32InternalID);
eError = DICreateGroup(pszDeviceId, NULL, &psDebugInfo->psGroup);
PVR_GOTO_IF_ERROR(eError, return_error_);
}
{
DI_ITERATOR_CB sIterator = {.pfnShow = _DebugDumpDebugDIShow};
eError = DICreateEntry("debug_dump", psDebugInfo->psGroup, &sIterator,
psDeviceNode, DI_ENTRY_TYPE_GENERIC,
&psDebugInfo->psDumpDebugEntry);
PVR_GOTO_IF_ERROR(eError, return_error_);
}
#ifdef SUPPORT_RGX
if (! PVRSRV_VZ_MODE_IS(GUEST))
{
{
DI_ITERATOR_CB sIterator = {.pfnShow = _DebugFWTraceDIShow};
eError = DICreateEntry("firmware_trace", psDebugInfo->psGroup, &sIterator,
psDeviceNode, DI_ENTRY_TYPE_GENERIC,
&psDebugInfo->psFWTraceEntry);
PVR_GOTO_IF_ERROR(eError, return_error_);
}
#ifdef SUPPORT_FIRMWARE_GCOV
{
DI_ITERATOR_CB sIterator = {
.pfnStart = _FirmwareGcovDIStart,
.pfnStop = _FirmwareGcovDIStop,
.pfnNext = _FirmwareGcovDINext,
.pfnShow = _FirmwareGcovDIShow
};
eError = DICreateEntry("firmware_gcov", psDebugInfo->psGroup, &sIterator,
psDeviceNode, DI_ENTRY_TYPE_GENERIC,
&psDebugInfo->psFWGCOVEntry);
PVR_GOTO_IF_ERROR(eError, return_error_);
}
#endif /* SUPPORT_FIRMWARE_GCOV */
{
DI_ITERATOR_CB sIterator = {.pfnShow = _FirmwareMappingsDIShow};
eError = DICreateEntry("firmware_mappings", psDebugInfo->psGroup, &sIterator,
psDeviceNode, DI_ENTRY_TYPE_GENERIC,
&psDebugInfo->psFWMappingsEntry);
PVR_GOTO_IF_ERROR(eError, return_error_);
}
#if defined(SUPPORT_VALIDATION) || defined(SUPPORT_RISCV_GDB)
{
DI_ITERATOR_CB sIterator = {
.pfnRead = _RiscvDmiRead,
.pfnWrite = _RiscvDmiWrite,
.ui32WriteLenMax = ((RISCV_DMI_SIZE)+1U)
};
eError = DICreateEntry("riscv_dmi", psDebugInfo->psGroup, &sIterator, psDeviceNode,
DI_ENTRY_TYPE_RANDOM_ACCESS, &psDebugInfo->psRiscvDmiDIEntry);
PVR_GOTO_IF_ERROR(eError, return_error_);
psDebugInfo->ui64RiscvDmi = 0ULL;
}
#endif /* SUPPORT_VALIDATION || SUPPORT_RISCV_GDB */
}
#ifdef SUPPORT_VALIDATION
{
DI_ITERATOR_CB sIterator = {
.pfnSeek = _RgxRegsSeek,
.pfnRead = _RgxRegsRead,
.pfnWrite = _RgxRegsWrite,
//Max size of input binary data is 4 bytes (UINT32) or 8 bytes (UINT64)
.ui32WriteLenMax = ((8U)+1U)
};
eError = DICreateEntry("rgxregs", psDebugInfo->psGroup, &sIterator, psDeviceNode,
DI_ENTRY_TYPE_RANDOM_ACCESS, &psDebugInfo->psRGXRegsEntry);
PVR_GOTO_IF_ERROR(eError, return_error_);
}
#endif /* SUPPORT_VALIDATION */
#ifdef SUPPORT_POWER_VALIDATION_VIA_DEBUGFS
if (! PVRSRV_VZ_MODE_IS(GUEST))
{
DI_ITERATOR_CB sIterator = {
.pfnShow = _PowMonTraceDIShow
};
eError = DICreateEntry("power_mon", psDebugInfo->psGroup, &sIterator, psDeviceNode,
DI_ENTRY_TYPE_GENERIC, &psDebugInfo->psPowMonEntry);
PVR_GOTO_IF_ERROR(eError, return_error_);
}
#endif /* SUPPORT_POWER_VALIDATION_VIA_DEBUGFS */
#ifdef SUPPORT_POWER_SAMPLING_VIA_DEBUGFS
{
DI_ITERATOR_CB sIterator = {
.pfnShow = _DebugPowerDataDIShow,
.pfnWrite = PowerDataSet,
//Expects '0' or '1' plus Null terminator
.ui32WriteLenMax = ((1U)+1U)
};
eError = DICreateEntry("power_data", psDebugInfo->psGroup, &sIterator, psDeviceNode,
DI_ENTRY_TYPE_GENERIC, &psDebugInfo->psPowerDataEntry);
PVR_GOTO_IF_ERROR(eError, return_error_);
}
#endif /* SUPPORT_POWER_SAMPLING_VIA_DEBUGFS */
#endif /* SUPPORT_RGX */
return PVRSRV_OK;
return_error_:
DebugCommonDeInitDevice(psDeviceNode);
return eError;
}
void DebugCommonDeInitDevice(PVRSRV_DEVICE_NODE *psDeviceNode)
{
PVRSRV_DEVICE_DEBUG_INFO *psDebugInfo = &psDeviceNode->sDebugInfo;
#ifdef SUPPORT_POWER_SAMPLING_VIA_DEBUGFS
if (psDebugInfo->psPowerDataEntry != NULL)
{
DIDestroyEntry(psDebugInfo->psPowerDataEntry);
psDebugInfo->psPowerDataEntry = NULL;
}
#endif /* SUPPORT_POWER_SAMPLING_VIA_DEBUGFS */
#ifdef SUPPORT_POWER_VALIDATION_VIA_DEBUGFS
if (psDebugInfo->psPowMonEntry != NULL)
{
DIDestroyEntry(psDebugInfo->psPowMonEntry);
psDebugInfo->psPowMonEntry = NULL;
}
#endif /* SUPPORT_POWER_VALIDATION_VIA_DEBUGFS */
#ifdef SUPPORT_VALIDATION
if (psDebugInfo->psRGXRegsEntry != NULL)
{
DIDestroyEntry(psDebugInfo->psRGXRegsEntry);
psDebugInfo->psRGXRegsEntry = NULL;
}
#endif /* SUPPORT_VALIDATION */
#ifdef SUPPORT_RGX
if (psDebugInfo->psFWTraceEntry != NULL)
{
DIDestroyEntry(psDebugInfo->psFWTraceEntry);
psDebugInfo->psFWTraceEntry = NULL;
}
#ifdef SUPPORT_FIRMWARE_GCOV
if (psDebugInfo->psFWGCOVEntry != NULL)
{
DIDestroyEntry(psDebugInfo->psFWGCOVEntry);
psDebugInfo->psFWGCOVEntry = NULL;
}
#endif
if (psDebugInfo->psFWMappingsEntry != NULL)
{
DIDestroyEntry(psDebugInfo->psFWMappingsEntry);
psDebugInfo->psFWMappingsEntry = NULL;
}
#if defined(SUPPORT_VALIDATION) || defined(SUPPORT_RISCV_GDB)
if (psDebugInfo->psRiscvDmiDIEntry != NULL)
{
DIDestroyEntry(psDebugInfo->psRiscvDmiDIEntry);
psDebugInfo->psRiscvDmiDIEntry = NULL;
}
#endif
#endif /* SUPPORT_RGX */
if (psDebugInfo->psDumpDebugEntry != NULL)
{
DIDestroyEntry(psDebugInfo->psDumpDebugEntry);
psDebugInfo->psDumpDebugEntry = NULL;
}
if (psDebugInfo->psGroup != NULL)
{
DIDestroyGroup(psDebugInfo->psGroup);
psDebugInfo->psGroup = NULL;
}
}