Maximilian Rehkopf
|
effa2a6972
|
FPGA/SDDMA: fix clock glitch, adjust RAM write timings
|
2012-07-09 02:22:07 +02:00 |
|
Maximilian Rehkopf
|
9253cc45b0
|
FPGA: implement MSU1 "audio error" status bit
|
2012-07-09 02:20:13 +02:00 |
|
Maximilian Rehkopf
|
9fbe61bad1
|
FPGA: Use internal clock instead of SNES master clock for $213F RMW timing
|
2012-07-09 02:18:28 +02:00 |
|
Maximilian Rehkopf
|
968c347986
|
FPGA/SPI: detect end of byte via MSB toggle instead of constant compare of async input
|
2012-07-09 02:17:01 +02:00 |
|
Maximilian Rehkopf
|
c231c8b821
|
FPGA: misc cleanup
|
2012-07-09 02:15:21 +02:00 |
|
Maximilian Rehkopf
|
60d7a08117
|
FPGA: Adjust Cx4 timing to new master clock rate
|
2012-07-09 02:13:44 +02:00 |
|
Maximilian Rehkopf
|
7df6909266
|
FPGA: rework shared memory access FSM
|
2012-07-09 02:12:59 +02:00 |
|
Maximilian Rehkopf
|
006ea8c44a
|
FPGA: debug wires
|
2012-07-09 02:03:59 +02:00 |
|
Maximilian Rehkopf
|
8148f5567c
|
FPGA: properly synchronize external signals
|
2012-07-09 01:48:43 +02:00 |
|
Maximilian Rehkopf
|
1a52da6272
|
FPGA: Adjust DAC I²S signal timing
|
2012-07-09 01:41:47 +02:00 |
|
Maximilian Rehkopf
|
e33b2b2bc7
|
FPGA: simple SNES address input filtering
|
2012-07-09 01:37:57 +02:00 |
|
Maximilian Rehkopf
|
3530613349
|
FPGA: prepare new SNES command interface for future use (SNES side)
|
2012-07-09 01:29:47 +02:00 |
|
Maximilian Rehkopf
|
2a1ef40796
|
FPGA/cx4: adjust Cx4 CPU timing
|
2012-05-19 18:07:13 +02:00 |
|
Maximilian Rehkopf
|
f5caf21fac
|
FPGA: slightly tighten timing constraints
|
2012-05-02 10:41:07 +02:00 |
|
Maximilian Rehkopf
|
1b272a7a7d
|
FPGA/Cx4: introduce wait states (fix MMX2 attract mode)
|
2012-05-02 10:30:22 +02:00 |
|
ikari
|
8e7f77e49b
|
FPGA/cx4: map ROM above bank 3F/BF
|
2012-02-27 22:14:19 +01:00 |
|
ikari
|
e2f33c28c9
|
FPGA: pull-up SD clock
|
2012-02-27 22:12:35 +01:00 |
|
ikari
|
f0a2e85c65
|
FPGA: updated project files
|
2012-01-14 23:16:57 +01:00 |
|
ikari
|
d7ad740843
|
FPGA/Cx4: add missing file main.ucf
|
2012-01-14 02:25:34 +01:00 |
|
ikari
|
059966f06a
|
FPGA/Cx4: optimize non-sector-aligned SD DMA reads
|
2012-01-14 02:21:01 +01:00 |
|
ikari
|
3243143c39
|
FPGA/Cx4: region override (patch register $213f)
|
2012-01-14 02:19:39 +01:00 |
|
ikari
|
68f255d75b
|
firmware, FPGA: fix for some SD cards
|
2011-11-10 17:54:52 +01:00 |
|
ikari
|
1987968db2
|
FPGA/cx4: clean up tab/whitespace mix
|
2011-11-01 21:09:31 +01:00 |
|
ikari
|
3dd64cb98f
|
FPGA/cx4: timing closure
|
2011-11-01 20:56:30 +01:00 |
|
ikari
|
ecd75210a9
|
FPGA/cx4: fix memory sharing
|
2011-11-01 20:55:59 +01:00 |
|
ikari
|
314da586a4
|
FPGA/cx4: implement reset vector access
|
2011-11-01 20:54:07 +01:00 |
|
ikari
|
7643790fed
|
FPGA/Cx4: fully operational except reset vector area
|
2011-10-30 01:54:39 +02:00 |
|
ikari
|
8c76dfbeb6
|
FPGA/Cx4: WIP
|
2011-10-27 15:42:13 +02:00 |
|
ikari
|
fb9a28bf38
|
FPGA/cx4: rework CPU FSM (ALU still missing)
|
2011-10-23 20:56:07 +02:00 |
|
ikari
|
e57c4aa450
|
FPGA/cx4: initial commit
|
2011-10-23 04:10:55 +02:00 |
|